Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor device bonding structure and bonding method

A bonding structure and semiconductor technology, applied in semiconductor devices, semiconductor/solid-state device manufacturing, semiconductor/solid-state device components, etc., can solve problems such as poor contact of pads, dishing, and reduced bonding performance, and achieve Accurate process is convenient, reduces the failure of electrical interconnection, and ensures the effect of bonding effect

Active Publication Date: 2016-07-27
GALAXYCORE SHANGHAI
View PDF6 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The quality of the bonding is mainly determined by the flatness of the pad itself and the contact level between the pads. In the existing bonding process, the surface of the pad is prone to unevenness, which leads to poor contact between the pads, which makes different Poor connection between semiconductor devices, causing undesirable consequences such as circuit failure
[0004] Specifically, the traditional bonding using the DBI method (DirectBondInterconnect, DBI) is completed by applying pressure and temperature between different metal pads (pads). In order to ensure the bonding effect, it is necessary to pass CMP before bonding. However, due to the different selection ratio of the CMP slurry for copper and silicon dioxide, it will cause dishing on the top of the copper. If the two-layer interface is bonded through a metal pad with a depression Due to the unevenness of the interface, the bonding performance will decrease, which is not good for bonding, and may lead to poor electrical connection of the entire circuit, thereby affecting the performance of the circuit

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device bonding structure and bonding method
  • Semiconductor device bonding structure and bonding method
  • Semiconductor device bonding structure and bonding method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0035] In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, the present invention can be implemented in many other ways different from those described here, and those skilled in the art can make similar extensions without violating the connotation of the present invention, so the present invention is not limited by the specific embodiments disclosed below.

[0036] In the following, specific embodiments of the present invention will be described in conjunction with the accompanying drawings. refer to figure 1 As shown, it is a schematic diagram of the design of the pad in the prior art, wherein the first metal layer 11 and the second metal layer 12 are bonded, the first metal layer 11 includes the first pad 111, the second The metal layer 12 includes a second pad 121, wherein the bonding between the first pad 111 and the second pad 121 is a bonding using a DBI method (Direct Bond...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
surface roughnessaaaaaaaaaa
angleaaaaaaaaaa
Login to View More

Abstract

The invention discloses a semiconductor device bonding structure and a bonding method. The bonding structure comprises a first metal layer and a second metal layer; the surface of the first metal layer is provided with a first welding pad which has a first opening pattern; the surface of the second metal layer is provided with a second welding pad which has a second opening pattern; the surfaces of the first metal layer and the second metal layer are connected by bonding; the first wielding pad and the second welding pad are bonded in a vertical alignment manner; and the first opening pattern of the first bonding pad and the second opening pattern of the second bonding pad are mutually staggered on the bonding contact surface.

Description

technical field [0001] The invention relates to the field of semiconductor device bonding, in particular to a semiconductor device bonding structure and a bonding method thereof. Background technique [0002] In the semiconductor circuit manufacturing process and in the later packaging process, different devices need to be bonded, and pads of different semiconductor devices are bonded to achieve the purpose of electrical connection. [0003] The quality of the bonding is mainly determined by the flatness of the pad itself and the contact level between the pads. In the existing bonding process, the surface of the pad is prone to unevenness, which leads to poor contact between the pads, which makes different The connection between semiconductor devices is not good, causing undesirable consequences such as circuit failure. [0004] Specifically, the traditional bonding using the DBI method (DirectBondInterconnect, DBI) is completed by applying pressure and temperature between ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L23/485H01L23/488H01L21/60
CPCH01L24/05H01L24/08H01L24/80H01L2224/05552H01L2224/80895H01L2224/80896H01L24/09H01L2224/091H01L2224/80357H01L2224/08145H01L2924/00012
Inventor 赵立新
Owner GALAXYCORE SHANGHAI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products