Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

MEMS (micro-electro-mechanical system) chip with getters and wafer level packaging method thereof

A technology of MEMS structure layer and getter, which is applied in decorative art, electrical components, measuring devices, etc., can solve the problems of increasing MEMS chip area, low utilization rate of side, and inability to completely cover vertical side, so as to increase surface area, Guaranteed vacuum effect

Inactive Publication Date: 2016-11-16
ANHUI BEIFANG XINDONG LIANKE MICROSYST TECH
View PDF13 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Patent EP2813465A1 describes making a getter on the MEMS structure layer, which will increase the area of ​​the MEMS chip or affect the performance of the MEMS chip
Patent US2016 / 0101976A1 describes that the surface area of ​​a rectangular cavity is increased by etching or depositing hemispherical polysilicon, and the getter is made on the surface of the rectangular cavity, but this method requires additional process steps to form a rough surface, Second, when the getter is sputtered, the movement direction of the metal ions or atoms constituting the getter is basically perpendicular to the bottom surface of the rectangular cavity, which cannot completely cover its vertical side, and the utilization rate of the side is not high.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • MEMS (micro-electro-mechanical system) chip with getters and wafer level packaging method thereof
  • MEMS (micro-electro-mechanical system) chip with getters and wafer level packaging method thereof
  • MEMS (micro-electro-mechanical system) chip with getters and wafer level packaging method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0034] MEMS chips with getters such as image 3 As shown, it is composed of a cover plate 100, a MEMS structure layer 110 and a base plate 120. The cover plate 100 is formed with a cover plate sealing area 101, a cover plate bonding column 103 and two cover plate concave cavities 102, and their surfaces are formed with cover plates. Board insulating layer 130, its material is SiO 2 , the bottom of the cover cavity 102 is flat, and the side can be inclined or perpendicular to the bottom. The depth of the cover cavity 102 is generally 2-100 μm; through Si and SiO 2 The direct bonding process bonds a heavily doped Si wafer to the side of the cover plate 100 with a cavity, and then grinds it to the required thickness to form the MEMS structure layer 110. The MEMS structure layer 110 is divided into There are three parts: MEMS bonding area 111, MEMS structure 112 and MEMS bonding block 113; base plate sealing area 121, base plate bonding post 123 and two base plate cavities 122 ar...

Embodiment 2

[0036] MEMS chips with getters such as Figure 4 As shown, it is composed of a cover plate 100, a MEMS structure layer 110 and a bottom plate 120. The cover plate 100 is made with a cover plate sealing area 101, a cover plate bonding column 103, a window 104 and two cover plate concave cavities 102; Inside the chamber 102, there are several prisms composed of slopes 102b, flat tops 102c, and bottoms 102a, and several pyramids composed of slopes 102b, pointed tops 102d, and bottoms 102a. The slopes 102b correspond to figure 2 The middle pyramid 14 and the inclined surface 16 of the truncated prism 13 correspond to the cover plate bonding post 103 and the flat top 102c figure 2 In the prism 13, the apex 102d corresponds to figure 2 In the pyramid 14, the height of the cover plate bonding post 103 is the same as that of the flat top 102c, the height of the pointed top 102d is smaller than the height of the flat top 102c, and the cover plate sealing area 101 and the surface of...

Embodiment 3

[0038] MEMS chips with getters such as Figure 5 As shown, it is composed of a cover plate 100, a MEMS structure layer 110 and a bottom plate 120. The cover plate 100 is made with a cover plate sealing area 101, a cover plate bonding column 103, a window 104 and two cover plate concave cavities 102. A cover insulating layer 130 is formed on the surface of the cavity 102, the cover bonding post 103 and the cover sealing area 101, and its material is usually SiO 2 , the bottom of the cover cavity 102 is flat, and the sides can be inclined or perpendicular to the bottom. The depth of the cover cavity 102 is generally 2-10 μm; through Si and SiO 2 The direct bonding process bonds a heavily doped Si wafer to the side of the cover plate 100 with a cavity, and then grinds it to the required thickness to form the MEMS structure layer 110. The MEMS structure layer 110 is divided into MEMS by a deep Si etching process. Structure 112, MEMS bonding block 113 and MEMS bonding area 111. ME...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Resistivityaaaaaaaaaa
Thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses an MEMS (micro-electro-mechanical system) chip with getters and a wafer level packaging method thereof. The MEMS chip comprises a cover plate, an MEMS structure layer and a bottom plate, wherein cover plate cavities are formed in the lower surface of the cover plate; bottom plate cavities are formed in the upper surface of the bottom plate; the cover plate cavities and the bottom plate cavities jointly form seal cavities; MEMS structures are arranged in the seal cavities; cover plate insulating layers are arranged between the cover plate and the MEMS structure layer; the bottom plate is bonded with the MEMS structure layer by bottom plate bond layers; pyramids or frustums of prisms are manufactured in the cover plate cavities or the bottom plate cavities and are covered by getters. The pyramids or frustums of prisms are formed while the bottom plate cavities or the cover plate cavities are etched. A plurality of pyramids or frustums of prisms are manufactured in the seal cavities of the MEMS chip under the conditions that processing steps are not added and the area of the MEMS chip is not increased, and the getters are sputtered or evaporated on the surfaces the pyramids or frustums of prisms to increase the surface areas of the getters. The getters are used for adsorbing gas molecules in the seal cavities, ensuring the vacuum degrees of the seal cavities and providing a work environment with high vacuum degree for the MEMS structures.

Description

technical field [0001] The invention belongs to the field of chip packaging, in particular to a MEMS chip with a getter, and also relates to a wafer-level packaging method for the MEMS chip with a getter. Background technique [0002] The wafer-level packaging of MEMS chips is to seal the MEMS structure in a cavity with a cover plate and a bottom plate during the MEMS wafer manufacturing process; the function of the sealing cavity is to provide a free space for the MEMS structure sealed in the cavity. The space for movement, at the same time, ensures that the MEMS structure is not disturbed by the external environment. [0003] Some MEMS devices, such as gyroscopes and clock oscillators, use their MEMS structures to vibrate continuously under the drive of electrostatic force or inverse piezoelectric effect, which requires a sealed cavity on the MEMS chip to surround the MEMS structure. In a sealed cavity with a higher vacuum degree, the higher the vacuum degree in the seale...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): B81C1/00B81B7/02B81B7/00
CPCB81C1/00B81B7/0032B81B7/02B81C1/00261B81C2203/01
Inventor 华亚平
Owner ANHUI BEIFANG XINDONG LIANKE MICROSYST TECH
Features
  • Generate Ideas
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More