Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method and system for improving DC voltage utilization ratio of three-phase and four-switch fault-tolerant inverter

A DC voltage, four-switch technology is applied in the field of improving the DC voltage utilization rate of a four-switch fault-tolerant inverter, which can solve the problems of reducing the load capacity, limiting the accuracy of the algorithm, and not considering the problem of the voltage imbalance of the DC side busbar capacitors.

Active Publication Date: 2016-12-07
DALIAN UNIV OF TECH
View PDF2 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The maximum DC voltage utilization rate of the four-switch fault-tolerant inverter is only half of that of the six-switch inverter, which greatly reduces the load capacity
This method improves the output voltage of the four-switch inverter to a certain extent, thereby increasing the output torque, but the calculation of the control angle and the holding angle is either performed by complex mathematical operations online or stored offline, which limits the algorithm Accuracy is not conducive to engineering implementation, and this method does not consider the imbalance of the DC side bus capacitor voltage, so it is not suitable for the occasions where there are capacitor voltage fluctuations on the DC side of the fault-tolerant four-switch inverter

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and system for improving DC voltage utilization ratio of three-phase and four-switch fault-tolerant inverter
  • Method and system for improving DC voltage utilization ratio of three-phase and four-switch fault-tolerant inverter
  • Method and system for improving DC voltage utilization ratio of three-phase and four-switch fault-tolerant inverter

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0173] In order to make the purpose, technical solutions and advantages of the present invention clearer, the technical solutions of the present invention will be clearly and completely described below in conjunction with the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are part of the implementation of the present invention. example, not all examples. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0174] After a bridge arm (such as phase a) of the three-phase six-switch inverter fails, its main circuit topology is reconstructed to obtain the main circuit topology of the four-switch fault-tolerant inverter, as shown in figure 1 Shown; The present invention carries out the explanation of four-switch fault-tolerant inverter overmodulation method with a phase...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method and system for improving the DC voltage utilization ratio of a three-phase and four-switch fault-tolerant inverter. The method comprises the steps of (S1) calculating and judging whether an unbalanced coefficient epsilon of capacitor voltage at a DC side is zero or not, if so, executing the step (S3), or else, executing the step (S2); (S2) correcting four effective voltage vectors of the four-switch fault-tolerant inverter and calculating corrected voltage vector amplitudes respectively; (S3) calculating a reference voltage vector amplitude; (S4) calculating a modulation ratio parameter M on the basis of the reference voltage vector amplitude; (S5) carrying out modulation area division on a complex plane formed by the four voltage vectors; (S6) setting overmodulation algorithms corresponding to various areas respectively and selecting corresponding vectors to synthesize corresponding compensation voltage vectors; and (S7) calculating action time of two effective voltage vectors corresponding to the compensation voltage vectors and an equivalent zero vector to finish PWM modulation. By the method and the system, the DC voltage utilization rate of the inverter is improved; meanwhile, electromagnetic torque is improved; output harmonics are reduced; and the method is simple and easy to implement in engineering.

Description

technical field [0001] The invention belongs to the technical field of motor control, and in particular relates to a method and system for improving the DC voltage utilization rate of a four-switch fault-tolerant inverter. Background technique [0002] Voltage source inverters have been widely used in metal rolling, mine hoisting, ship propulsion, locomotive traction and military and other fields, and are the main equipment for AC-DC conversion. However, it is inevitable that some failures will occur during the operation of the system, such as open circuit and short circuit of power electronic switching devices. Industrial production can cause catastrophic events and endanger personal safety. Therefore, in order to obtain higher reliability, it is required that the system can continue to operate when the inverter fails, that is, the system must have fault-tolerant operation capability. [0003] After the switching tube of the three-phase six-switch inverter fails, the topo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H02M7/5387
CPCH02M7/5387
Inventor 郭源博李泽张晓华张铭
Owner DALIAN UNIV OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products