Unlock instant, AI-driven research and patent intelligence for your innovation.

Spatial domain and pixel domain hybrid de-noising algorithm based on FPGA (Field Programmable Gate Array) platform

A pixel domain and noise reduction technology, applied in the field of image processing, can solve problems such as poor contrast, loss of details, difficulty in effectively removing noise, etc., and achieve good smoothness

Inactive Publication Date: 2017-01-11
天津天地伟业物联网技术有限公司
View PDF5 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] At present, the noise reduction module of the main front-end acquisition equipment in the industry usually uses median or mean value filtering and filtering with a fixed 3*3 template operator. It is difficult to effectively retain image details and edge information while reducing noise, resulting in blurred images, loss of details, poor contrast, and difficulty in effectively removing noise. It is increasingly difficult to meet the requirements of high-definition cameras for image resolution and clarity requirements

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Spatial domain and pixel domain hybrid de-noising algorithm based on FPGA (Field Programmable Gate Array) platform
  • Spatial domain and pixel domain hybrid de-noising algorithm based on FPGA (Field Programmable Gate Array) platform
  • Spatial domain and pixel domain hybrid de-noising algorithm based on FPGA (Field Programmable Gate Array) platform

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0029] The following is a detailed description of the spatial domain and pixel domain hybrid noise reduction algorithm based on the FPGA (Field Programmable GateArrays) platform of the present invention in conjunction with the drawings and embodiments of the description:

[0030] Such as figure 1 As shown, a hybrid noise reduction algorithm based on FPGA platform in spatial domain and pixel domain, the software modules used include pixel information cache module, image edge extension module, noise reduction intensity and mixed radius receiving module, filter operator generation module, image Filtering module, image cropping and output module, described algorithm comprises the following steps:

[0031] (i) image input;

[0032] (ii) Pixel information cache

[0033] On the BAYER format image, according to the needs of the input filter radius, calculate the number of rows of pixels that need to be cached, and scroll and store them in the RAM cache resource row by row. The row n...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a spatial domain and pixel domain hybrid de-noising algorithm based on an FPGA (Field Programmable Gate Array) platform. The method comprises the specific steps of: (i) inputting an image; (ii) caching pixel information; (iii) expanding image edges; (iv) receiving de-noising strength and hybrid radii; (v) generating a filter operator; (vi) filtering the image; (vii) tailoring the image and outputting the tailored image; and (viii) outputting the image. The method effectively solves the problems in the prior art, can be applied to various scenes, particularly scenes with low brightness, high noise interference and complicated image edge information, and can accurately judge detailed information, select adjacent pixel information with highest correlation according to different de-noising datum points for de-noising, output images with good smoothness, sufficiently reserve details at the same time and meet various requirements for acquisition of front-end images.

Description

technical field [0001] The invention belongs to an image processing method, and in particular relates to an FPGA platform-based hybrid noise reduction algorithm of space domain and pixel domain. Background technique [0002] At present, the noise reduction module of the main front-end acquisition equipment in the industry usually uses the median or mean value filter and the filter of the 3*3 template fixed operator. The algorithm is too simple and difficult to implement, and it cannot consider the position and pixel value between adjacent pixels. It is difficult to effectively preserve image details and edge information while reducing noise, resulting in blurred images, loss of details, poor contrast, and difficulty in effectively removing noise. It is increasingly difficult to meet the requirements of high-definition cameras for image resolution and Clarity requirements. Contents of the invention [0003] The present invention is proposed in order to overcome the shortco...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06T5/00G06T5/10
CPCG06T5/10G06T2207/20024G06T5/70
Inventor 戴林白云飞
Owner 天津天地伟业物联网技术有限公司