Block-floating-point method for FFT (fast Fourier transform) processor

A block floating point and processor technology, which is used in electrical digital data processing, digital data processing components, instruments, etc., and can solve problems such as the inability to support FFT processors with adjustable data block sizes.

Inactive Publication Date: 2017-01-25
BEIJING INSTITUTE OF TECHNOLOGYGY
View PDF7 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The purpose of the present invention is to provide a block floating-point method of FFT processor, to

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Block-floating-point method for FFT (fast Fourier transform) processor
  • Block-floating-point method for FFT (fast Fourier transform) processor
  • Block-floating-point method for FFT (fast Fourier transform) processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0059] Assume that the maximum data parallelism P that the FFT processor can access in parallel is 16. And the FFT processor uses the mixed base algorithm to decompose the N-point FFT operation into m-level butterfly operations:

[0060] N = N 1 N 2 ... N m n = N m N m - 1 ... N 2 n 1 + ... + ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to the technical field of FFT (fast Fourier transform) processors, and discloses a block-floating-point method for a FFT processor. The block-floating-point method includes the steps: performing corresponding operations for data blocks of the level in some level of the FFT processor; performing corresponding zooming operations for the data blocks according to the operation results, calculating out block-floating-point indexes of the data blocks of the level, and storing the block-floating-point indexes according to accessing formulas of the block-floating-point indexes; reading the block-floating-point indexes according to the accessing formulas of the block-floating-point indexes in nest level of some level of the FFT processor, and performing corresponding aligned operations according to the block-floating-point indexes. The block-floating-point method has the advantage that sizes of the data blocks can be properly adjusted as required.

Description

technical field [0001] The invention relates to the technical field of FFT processors, in particular to a block floating-point method of an FFT processor. Background technique [0002] FFT is a fast implementation of the discrete Fourier transform (DFT), which converts data between the time and frequency domains. In the storage-based fixed-point FFT processor, due to the limited word length of the data in the memory, the calculation results of the arithmetic unit usually need to be scaled before being stored back into the memory. However, this will cause precision loss to the calculation results, that is, FFT The more stages required for the operation and the larger the base, the greater the loss of the accuracy of the final calculation result. [0003] Based on this consideration, it is necessary to use block floating-point technology to solve the precision loss caused by scaling. [0004] In existing block floating-point techniques for memory-based FFT processors, the si...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F17/14G06F7/57
Inventor 刘大可刘劭晗
Owner BEIJING INSTITUTE OF TECHNOLOGYGY
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products