Two-stage splitting router applied to hierarchical network on chip and routing algorithm thereof

Abstract

The invention discloses a two-stage splitting router applied to a hierarchical network on a chip and a routing algorithm thereof. The two-stage splitting router is characterized in that a decoding module of the router is set into a multicast routing computation module; and the multicast routing computation module comprises a classification decoding unit YM, a unicast data packet routing computation unit SR, a multicast uplink data packet routing computation unit UR, a multicast downlink data packet routing computation unit DR and an output port register unit. Through adoption of the two-stage splitting router, a hybrid multicast routing algorithm can be optimized and improved at a certain degree, and data in multicast data packets are selectively split and transmitted through a two-stage splitting method, so that delay of the multicast data packets is lowered, and meanwhile the congestion state of an upper-layer network is optimized.

Description

technical field [0001] The invention belongs to the communication technical field of integrated circuit on-chip networks, and in particular relates to a two-level split router and routing algorithm applied to hierarchical on-chip networks. Background technique [0002] With the continuous increase of the number of cores on the network on chip, the parallel communication between multiple cores makes the communication relationship of the network on chip quite complicated. The traditional network-on-chip design only considers the unicast communication mode from one source node to one destination node. It has become an increasingly important communication requirement to implement multicast communication from a single source node to multiple destination nodes on a network-on-chip. [0003] Currently, there are many multicast routing algorithms, among which, the hybrid multicast routing algorithm based on hierarchical network structure adopts a two-layer network structure and div...

AI Technical Summary

Problems solved by technology

[0004] However, in order to avoid a deadlock situation, the algorithm stipulates that all multicast data packets in an area must enter the area from the upper router, even if a source node performs multicast transmission to other nodes or adjacent nodes in its own area. It must also enter the area through the upper router of the area, which will greatly increase the delay of the packet

Images