Output clock generation method and device
A technology for outputting clocks and inputting clocks, applied in the field of optical transmission, can solve problems such as the inability to realize seamless switching of clock sources, and achieve the effect of seamless switching
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0041] The method embodiment provided in Embodiment 1 of the present application can run on figure 1 In the architecture shown, figure 1 It is a structural block diagram of an operating framework of a method for generating an output clock in an embodiment of the present invention. Such as figure 1 As shown, the architecture includes: a central processing unit CPU, a field programmable gate array FPGA, multiple customer ports, multiple line side ports and a frequency multiplication module, wherein the FPGA receives from each customer port and / or line side port Each service recovery clock (input clock), and then select a service recovery clock as an output clock according to a predetermined rule from each of the obtained service recovery clocks. The predetermined rule can be the priority of each service recovery clock, and the priority can be The CPU is configured, and in order to adapt to the service processing of each customer port and / or line side port, it may be necessary to...
Embodiment 2
[0084] In this embodiment, an output clock generation device is also provided, which is used to implement the above embodiments and preferred implementation modes, and what has already been described will not be repeated. As used below, the term "module" may be a combination of software and / or hardware that realizes a predetermined function. Although the devices described in the following embodiments are preferably implemented in software, implementations in hardware, or a combination of software and hardware are also possible and contemplated.
[0085] Figure 5 is a structural block diagram of an output clock generating device according to an embodiment of the present invention, such as Figure 5 As shown, the device includes:
[0086] A detection module 52, configured to detect whether the current input clock is valid;
[0087] The selection module 54 is connected with the above-mentioned detection module 52, and is used to select a specified sampling value from a plural...
Embodiment 3
[0113] The embodiment of the invention also provides a storage medium. Optionally, in this embodiment, the above-mentioned storage medium may be configured to store program codes for executing the steps of the method in Embodiment 1.
[0114] Optionally, in this embodiment, the above-mentioned storage medium may include but not limited to: U disk, read-only memory (ROM, Read-Only Memory), random access memory (RAM, Random Access Memory), mobile hard disk, magnetic disk Various media that can store program codes such as discs or optical discs.
[0115] Optionally, in this embodiment, the processor executes the steps of the method in Embodiment 1 according to the program code stored in the storage medium.
[0116] Optionally, for specific examples in this embodiment, reference may be made to the examples described in the foregoing embodiments and optional implementation manners, and details are not repeated in this embodiment.
[0117] Obviously, those skilled in the art shoul...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More