Resistive random access memory and manufacturing method thereof
A technology of random access memory and manufacturing method, applied in the field of memory, can solve problems such as TiN or TaN falling off, and achieve the effect of increasing adhesion and preventing falling off
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0051] Below, refer to Figures 2A-2G The detailed steps of an exemplary method of the manufacturing method of RRAM proposed by the present invention will be described. in Figure 2A-Figure 2G It is a cross-sectional view of a structure formed after each step of a manufacturing method of a resistive random access memory (RRAM) according to Embodiment 1 of the present invention is completed.
[0052] The manufacturing method of the RRAM provided in this embodiment specifically includes the following steps:
[0053] Step S0: Provide a substrate 200 with a structure such as Figure 2A shown.
[0054] The substrate 200 may be a silicon substrate, may be an IMD (inter-metal dielectric) of a semiconductor device, or may be a substrate of other materials. The embodiment of the present invention does not limit the shape, structure, material, etc. of the substrate 200 .
[0055]Step S1: forming a dielectric layer 210 on the substrate 200, the formed structure is as follows Figur...
Embodiment 2
[0073] Embodiment 2 of the present invention provides a resistive random access memory, which can be manufactured by using the manufacturing method described in Embodiment 1. Its specific structure is as follows:
[0074] Base 200;
[0075] a dielectric layer 210 formed on the substrate 200;
[0076] a buffer layer 220 formed on the dielectric layer 210;
[0077] an opening 230 formed in the buffer layer 220 and the dielectric layer 210;
[0078] The lower electrode 240 is formed in the opening 230 .
[0079] Further, the RRAM also includes the following structures:
[0080] A resistive material layer 250 formed on the lower electrode 240;
[0081] The upper electrode 260 is formed on the resistive material layer 250 .
[0082] Wherein, the substrate may be a silicon substrate, may be an IMD (Inter-Metal Dielectric Layer) of a semiconductor device, or may be a substrate of other materials.
[0083] Wherein, the material of the dielectric layer 210 may be nitrogen-doped ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


