DDR-based reading data synchronization method and system
A technology for synchronizing systems and reading data, applied in electrical digital data processing, instruments, etc., can solve problems such as restricting DDR high-speed transmission, and achieve the effects of satisfying setup time and hold time, reducing design area, and reducing data delay.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0061] The present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments.
[0062] figure 1 A flow chart of a DDR-based read data synchronization method provided in a specific embodiment of the present invention is shown,
[0063] The input data strobe signal half_input_dqs_n is used as the DQS signal of the DDR interface, which is the external input clock of the DDR.
[0064] Use the sampling clock internal_clk as the internal sampling clock of the DDR controller,
[0065] Between the DQS signal of the DDR interface and the internal sampling clock of the DDR controller, a transition clock is established as a synchronous clock, and the synchronous clock realizes the synchronization of the internal sampling clock of the DDR controller and the external input clock of the DDR, and realizes the DQS domain data of the DDR interface and DDR Asynchronous transfer of data in the sampling clock domain within the con...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com