Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A three-dimensional nand-type ferroelectric memory, manufacturing method and operation method

A ferroelectric memory, a three-dimensional technology, applied in the field of memory, can solve the problems of reducing the storage window, limiting the reading speed, and increasing leakage, and achieves the effects of increasing the storage window, improving reliability, and reducing the electric field

Active Publication Date: 2021-05-11
INST OF MICROELECTRONICS CHINESE ACAD OF SCI
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] However, based on the traditional hafnium-based ferroelectric memory, the charge trapping of the ferroelectric layer during the erasing and writing process will neutralize the polarization reversal of the ferroelectric layer, thereby making its storage window smaller; the release process of the charge trapped by the ferroelectric layer It will also affect the reading operation after erasing and writing, thereby limiting the reading speed; and, the unreasonable distribution of the electric field in the ferroelectric layer and the dielectric layer reduces the electric field between the two sides of the ferroelectric layer on the one hand, causing the device to work In the ferroelectric unsaturated region, the storage window is reduced, and on the other hand, the electric field on both sides of the dielectric layer is too large, resulting in increased leakage and reduced durability.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A three-dimensional nand-type ferroelectric memory, manufacturing method and operation method
  • A three-dimensional nand-type ferroelectric memory, manufacturing method and operation method
  • A three-dimensional nand-type ferroelectric memory, manufacturing method and operation method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0045] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0046] In order to make the above objects, features and advantages of the present invention more comprehensible, the present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments.

[0047] refer to figure 1 , figure 1 A schematic structural diagram of a three-dimensional NAND ferroelectric memory provided by an embodiment of the present invention, the three-dimensional NAND ferroelectric mem...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
diameteraaaaaaaaaa
diameteraaaaaaaaaa
Login to View More

Abstract

The present invention provides a three-dimensional NAND type ferroelectric memory, a manufacturing method and an operation method. The three-dimensional NAND type ferroelectric memory takes into account the inherent electric field adjustment function of the ring deletion device, that is, compared with the flat plate stack gate, the ring gate dielectric stack , the electric field of the dielectric layer with a small radius is enhanced, and the electric field of the dielectric layer with a large radius is reduced, and then the ferroelectric layer is integrated on the small-radius inner ring of the ring grid, and the dielectric layer is integrated on the large-radius outer ring, so that the effective adjustment Their electric field distribution is reduced, the electric field of the dielectric layer is reduced, and the electric field of the ferroelectric layer is enhanced, thereby effectively improving the reliability of the ferroelectric memory, that is, increasing the storage window, improving the durability of the device, and improving the retention characteristics of the device .

Description

technical field [0001] The invention relates to the technical field of memory, more specifically, to a three-dimensional NAND type ferroelectric memory, a manufacturing method and an operating method. Background technique [0002] Currently, the use of ferroelectric transistors as nonvolatile memories has attracted extensive research by researchers due to the breakthrough in ferroelectricity research on doped hafnium-based materials. Among them, hafnium-based ferroelectric memory has the advantages of easy scaling and compatibility with traditional CMOS technology. [0003] However, based on the traditional hafnium-based ferroelectric memory, the charge trapping of the ferroelectric layer during the erasing and writing process will neutralize the polarization reversal of the ferroelectric layer, thereby making its storage window smaller; the release process of the charge trapped by the ferroelectric layer It will also affect the reading operation after erasing and writing, ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/11597G11C11/22
CPCG11C11/2275G11C11/2273H10B51/20
Inventor 李春龙霍宗亮张瑜洪培真邹兴奇靳磊
Owner INST OF MICROELECTRONICS CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products