Unlock instant, AI-driven research and patent intelligence for your innovation.

Multi-memory built-in self-test method based on multi-objective clustering genetic algorithm

A technology of built-in self-test and genetic algorithm, which is applied in the optimization test field of multiple embedded memories, and can solve problems such as long running time and slow convergence speed

Active Publication Date: 2021-03-12
TIANJIN UNIV
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In addition, in the genetic algorithm, the effect of the algorithm is highly dependent on the generation of the initial population, and the randomly generated initial population has the disadvantages of slow convergence speed and long running time.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-memory built-in self-test method based on multi-objective clustering genetic algorithm
  • Multi-memory built-in self-test method based on multi-objective clustering genetic algorithm
  • Multi-memory built-in self-test method based on multi-objective clustering genetic algorithm

Examples

Experimental program
Comparison scheme
Effect test

Embodiment approach

[0029] The present invention will be further described in detail below in conjunction with the accompanying drawings and examples. This example is limited to illustrate an implementation method of the present invention, and does not represent a limitation to the scope of coverage of the present invention. figure 1 is a schematic diagram of memory clustering. figure 2 is the objective function value of the optimal result of the two algorithms running 10 times. image 3 is the objective function value of the results of the two algorithms running for 100 generations, and the smaller the objective function value, the better the result.

[0030] The specific method implementation process is described as follows:

[0031] Step 1: Multiple memory settings in the SOC. Use MATLAB to build a multi-memory test scene, the layout area is 10*10, and the number of memory with the same frequency is set to 20. Among them, the configuration is 256*24, 1024*8, 1024*64, 8192*14, 8192*64 each...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a multi-memory built-in self-test method based on a multi-objective clustering genetic algorithm, which comprises the following steps of: clustering memories to obtain a groupof compatible memory banks; wherein an integer vector encoding scheme is adopted by a standard circuit crapper for memory quantity and memory sharing test; generating an initial population; calculating target function value; crossover and variation; output decoding scheme; and testing memories.

Description

technical field [0001] The invention belongs to the field of integrated circuit testing, and relates to the optimized testing of multiple embedded memories in SOC by built-in self-test (Built in Self-Test, BIST) technology. Background technique [0002] In a system on chip (System on Chip, SOC), an embedded memory (usually an SRAM memory) occupies more than 95% of the chip area. Since the defect in the embedded memory will invalidate the whole chip, the Design for Test (DFT) of the embedded memory is very important. Built-in Self-Test (Built in Self-Test, BIST) is an increasingly effective and necessary DFT technique. BIST is a simple and low-cost method without affecting memory performance. But the BIST circuitry is implemented as additional logic on the chip, so the area cost becomes prohibitive for an SOC containing hundreds of memories. Furthermore, due to the power consumption limitation of the SOC, it is impossible to test all the memories at the same time. To test ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G11C29/12G06N3/12
CPCG06N3/126G11C29/12
Inventor 马永涛陈佳楠
Owner TIANJIN UNIV