Unlock instant, AI-driven research and patent intelligence for your innovation.

Preparation method of three-dimensional integrated circuit structure of high-density phase change memory

A phase-change memory and integrated circuit technology, applied in the field of micro-nano electronics, can solve the problems of increasing the manufacturing cost of memory devices, the inability of transistors to be completely turned off, and affecting the performance of memory, so as to suppress leakage current, improve, stabilize and more comprehensive functions, memory The effect of performance improvement

Active Publication Date: 2020-04-17
HUAZHONG UNIV OF SCI & TECH
View PDF8 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the existing 1S1R structure has the following defects: due to the huge number of memory arrays, multi-layer stacking is required, and its preparation process is relatively difficult. When it is necessary to perform block operations on phase-change memory cells, large power consumption will be generated.
However, the existing 1TnR structure has the following defects: First, the manufacturing process of the transistor is more complicated than that of the gate tube, which greatly increases the manufacturing cost of the storage device; secondly, as the size of the transistor decreases, its leakage current will decrease. increase, causing the transistor to not be completely turned off, which affects the performance of the memory

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Preparation method of three-dimensional integrated circuit structure of high-density phase change memory
  • Preparation method of three-dimensional integrated circuit structure of high-density phase change memory
  • Preparation method of three-dimensional integrated circuit structure of high-density phase change memory

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0052] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention. In addition, the technical features involved in the various embodiments of the present invention described below can be combined with each other as long as they do not constitute a conflict with each other. The present invention will be further described in detail below in combination with specific embodiments.

[0053] Such as figure 1 , 9 As shown in -12, the present invention provides a method for preparing a high-density phase change memory three-dimensional integrated circuit structure, comprising the steps of:

[0054] S1. Prepare the gating tube unit 110;

[0055] S2. Prepare the middle el...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a preparation method of a three-dimensional integrated circuit structure of a high-density phase change memory, which is characterized by comprising the following steps of: S1,preparing a gating tube unit, S2, preparing an intermediate electrode above the top electrode of the gating tube unit, the directions of the electrodes being intersected, and S3, preparing n phase change memory units above the intermediate electrode, n being an integer greater than or equal to 2, the n phase change memory units being arranged in parallel, respective bottom electrodes being formedabove the intermediate electrode and intersected with the electrode direction of the intermediate electrode, and connecting the gating tube unit and the n phase change memory units in series. According to the method, the memory cells can be vertically stacked in multiple layers in the array integration process, extra area does not need to be occupied, and the space utilization area is greatly increased, so that the storage density can be greatly increased; meanwhile, the integrated structure of the memories at the two ends and the gating tube has stacking capacity in the three-dimensional direction, and the storage density can be further improved.

Description

technical field [0001] The invention belongs to the technical field of micro-nano electronics, and relates to a preparation method of an information memory, in particular to a preparation method of a gate tube of a chalcogenide material used in a three-dimensional integrated circuit structure of a high-density phase-change memory. Background technique [0002] The phase-change memory unit is based on the idea that the phase-change film can be applied to the phase-change storage medium proposed in the late 1960s and early 1970s. It is a low-cost, stable performance storage device. Phase-change memory cells can be built on silicon wafers or SOI substrates. The key materials are recordable phase-change films, heating materials, and heat-insulating materials. The research hotspots are centered around device technology. The basic principle of the phase-change memory unit is to use an electric pulse signal to act on the device unit, so that the phase-change material undergoes a re...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L27/24
CPCH10B63/20H10B63/84Y02D10/00
Inventor 童浩林琪王伦缪向水
Owner HUAZHONG UNIV OF SCI & TECH