Low dropout voltage regulator and related method
A low-drop voltage regulator and voltage technology, which is applied in the direction of instruments, adjustment of electrical variables, and output power conversion devices, etc., can solve the problems of increased circuit area and increased power consumption
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0045] Figure 7 is a schematic diagram of a low dropout voltage regulator 70 in the prior art. LDO 70 includes a power transistor M7 and an operational amplifier OP, wherein a current I LDO7 Flow through power transistor M7. The low dropout voltage regulator 70 is coupled to a load circuit 16 and used to provide an output voltage V to the load circuit 16 LDO7 . output voltage V LDO7 It is expected to be a stable direct current (DC) voltage. The load circuit 16 receives a clock signal CLK and sinks a current I from the low dropout regulator 10 sink . In one embodiment, the load circuit 16 may be a SAR ADC. clock signal CLK and sink current I sink timing diagram, such as Figure 8 shown. clock signal CLK at low clock voltage V CL with high clock voltage V CH alternate between, wherein, in a first half-period T1, the clock signal CLK remains at a low clock voltage V CL , and in a second half period T2, the clock signal CLK remains at a high clock voltage V CH . Su...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



