Unlock instant, AI-driven research and patent intelligence for your innovation.

Fully homomorphic encryption hardware accelerator based on systolic array and design method thereof

A hardware accelerator and fully homomorphic encryption technology, which is applied in the direction of homomorphic encryption communication, electrical components, secure communication devices, etc., can solve problems such as unsatisfactory real-time performance and increased encryption time

Active Publication Date: 2021-05-18
HEFEI UNIV OF TECH
View PDF4 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, with the improvement of the security level, the size of the public key of the private key is also increasing, and the parallelism of the operation in the past is relatively low, resulting in a significant increase in the encryption time. When the security level is 20, the encryption time is about It takes 1.717s, obviously unable to meet the real-time requirements

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fully homomorphic encryption hardware accelerator based on systolic array and design method thereof
  • Fully homomorphic encryption hardware accelerator based on systolic array and design method thereof
  • Fully homomorphic encryption hardware accelerator based on systolic array and design method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0038] In this embodiment, a fully homomorphic encryption hardware accelerator based on a systolic array, such as figure 1 As shown, including: control module, systolic array module, bit expansion module, multiplication module, addition module, tiling module;

[0039] The control module controls the binary matrix R, the public key A, and the identity matrix I N and the input method of plaintext u, and store the first three data in RAM_R, RAM_A and RAM_0 respectively;

[0040] Systolic array modules such as figure 2 As shown, it consists of a data input control unit, a PE array, and a data storage control unit;

[0041] The data input control unit reads the first row of the binary matrix R from RAM_R, reads the first column of the public key A from RAM_A, and then transfers the read row and column of data to the PE array;

[0042]The PE array is composed of several PE units, and each PE unit is as image 3 As shown, it consists of a data selector, an adder, and a PE regist...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a fully homomorphic encryption hardware accelerator based on a systolic array and a design method of the fully homomorphic encryption hardware accelerator. The hardware accelerator comprises a control module, a systolic array module, a bit expansion module, an addition module, a multiplication module and a tiling module. The control module controls the input of data and the operation of related modules; the systolic array module is responsible for carrying out multiply-accumulate operation on input R and A matrixes; the bit expansion module expands the decimal number into a binary number; the multiplication module is responsible for carrying out multiplication operation on the parameter u and the unit matrix IN; the addition module is responsible for performing addition operation; and the tiling module flattens not all {0, 1} elements of the ciphertext into {0, 1} again. The invention aims to improve the calculation efficiency, reduce the encryption time and better meet the real-time requirement, and meanwhile, the flow line output operation is adopted, so that the hardware resource utilization rate is further improved.

Description

technical field [0001] The invention belongs to the field of integrated circuit encryption, in particular to a fully homomorphic encryption hardware accelerator applied to a systolic array and a design method thereof. Background technique [0002] In the past few years, an important development of cryptography is the introduction of fully homomorphic encryption technology. In traditional encryption algorithms, including symmetric IDEA algorithm, asymmetric RSA algorithm and irreversible AES encryption algorithm, these encryption algorithms focus on data security. Storage security. With the development of the concept of cloud computing, more and more users transfer their personal data to the cloud and complete a series of operations with the help of the cloud. However, this brings about data privacy issues. Some clouds are not safe. Users There is a risk of the data being stolen, and at this time fully homomorphic encryption came into being. [0003] In 2009, Gentry first pr...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F21/72H04L9/00H04L9/08
CPCG06F21/72H04L9/008H04L9/0894
Inventor 杜高明周培培任经纬徐鹏飞王晓蕾李桢旻张多利
Owner HEFEI UNIV OF TECH
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More