Unlock instant, AI-driven research and patent intelligence for your innovation.

Ultra-low power reset circuit

A reset circuit and ultra-low power consumption technology, applied in the field of ultra-low power reset circuit, can solve the problems of uncontrollable reset point, large static power consumption, large capacitor area, etc., and achieve simple structure, low static power consumption, TRUMPF effect

Active Publication Date: 2022-02-11
WUXI ETEK MICROELECTRONICS
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The first type of reset circuit: the structure is simple, but the reset point is uncontrollable, the capacitor needs a large area, and the cost is high;
[0005] The second type of reset circuit: due to continuous conduction, there is a large static power consumption, and at the same time, the structure is complex and the cost is high

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Ultra-low power reset circuit
  • Ultra-low power reset circuit
  • Ultra-low power reset circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0033] Such as image 3 As shown, the ultra-low power reset circuit of the present invention includes a micro-current bias circuit 1, an inverter INV1, a first PMOS transistor P1, a second PMOS transistor P2, a first NMOS transistor N1, and a second NMOS transistor N2; The current bias circuit 1 is used to generate a bias voltage, and the generated bias voltage provides bias signals to the first NMOS transistor N1 and the second NMOS transistor N2; the bias signal output terminals of the micro current bias circuit 1 are respectively connected to the second The gate of a PMOS transistor P1, the gate of the first NMOS transistor N1 and the gate of the second NMOS transistor N2, the sources of the first PMOS transistor P1 and the second PMOS transistor P2 are connected to the power supply, and the gates of the first PMOS transistor P1 The drain and the drain of the first NMOS transistor N1 are connected to the gate of the second PMOS transistor P2, and the drain of the second PMO...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an ultra-low power consumption reset circuit, comprising a micro-current bias circuit, a positive feedback loop, an inverter, a first PMOS transistor, a second PMOS transistor, a first NMOS transistor and a second NMOS transistor; the micro-current bias circuit The bias circuit is used to generate the bias voltage; the bias signal output terminals of the micro-current bias circuit are respectively connected to the gate of the first PMOS transistor, the gate of the first NMOS transistor and the gate of the second NMOS transistor, and the first PMOS The source of the tube and the second PMOS tube is connected to the power supply, the drain of the first PMOS tube and the drain of the first NMOS tube are connected to the gate of the second PMOS tube, and the drain of the second PMOS tube and the second NMOS tube The drain of the first NMOS transistor is connected to the signal input terminal of the inverter, and the source of the first NMOS transistor and the source of the second NMOS transistor are grounded. The ultra-low power consumption reset circuit has simple structure, low cost and low static power consumption.

Description

technical field [0001] The invention relates to the technical field of integrated circuits, in particular to an ultra-low power consumption reset circuit. Background technique [0002] In integrated circuits with digital circuits, a reset circuit structure is basically required. Its function is to configure the state of the digital circuit to the required initial state during power-on to prevent intermediate or indeterminate states. [0003] There are two main types of commonly used reset circuits. The first type of reset circuit resets with hysteresis generated by capacitor charging; the second type of reset circuit is in a continuous conduction state and resets through bias settings. [0004] The first type of reset circuit: the structure is simple, but the reset point is uncontrollable, the capacitor needs a large area, and the cost is high; [0005] The second type of reset circuit: due to continuous conduction, there is a large static power consumption, and at the sam...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03K17/22
CPCH03K17/22
Inventor 史良俊袁敏民汪东毕竟东
Owner WUXI ETEK MICROELECTRONICS