A method of board-level packaging
A board-level and package technology, which is applied in the direction of semiconductor devices, electrical components, circuits, etc., can solve the problems of large height difference between chips and pads, high requirements for chip pads, and difficult mounting, and achieve cross-sectional area Large size, low pad property requirements, and good electrical conductivity
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0062] Such as Figures 1 to 9 Shown: A method of board-level packaging, follow the steps below:
[0063] Step 1, prepare a peelable first carrier 10;
[0064] The first carrier 10 comprises a rigid first carrier 11, a first conductive metal layer 12, a first adhesive layer 13, and the first adhesive layer 13 is used to connect the first conductive metal layer 12 to the first The carrier boards 11 are temporarily glued together;
[0065] Step 2, prepare a peelable second carrier 20;
[0066] The second carrier 20 includes a rigid second carrier 21, a second conductive metal layer 22, a second adhesive layer 23, and the second adhesive layer 23 is used to connect the second conductive metal layer 22 to the second The carrier boards 21 are temporarily glued together;
[0067] Step 3: Paste a layer of photosensitive film on the first conductive metal layer 12 of the first carrier 10, and form at least two isolated pads 14 (that is, electroplating pads) on the first carrier 10...
Embodiment 2
[0084] Such as Figure 10 As shown, the difference from Embodiment 1 is that the method for forming the connector in step 5 is: on the surface of the second conductive metal layer 22 of the second carrier 20, at least two copper strips 25 of different heights are welded, and the copper strips The height difference of 25 is equal to the thickness of chip 30 . The rest of the content is exactly the same as that of Embodiment 1, and will not be repeated here.
Embodiment 3
[0086] Such as Figures 11 to 14 As shown, the difference from Embodiment 1 is that the chip 30 in Embodiment 1 has an upper pin and one lower pin respectively, and the chip 30 in Embodiment 3 has one pin on the bottom and two pins 31 on the top. Ground, three pads 14 are provided on the first carrier 10, and four connectors are provided on the second carrier 20 (for example, four pads 14 and two thickened electroplated pads 24 are provided). Accordingly, the package The lower part of 100 is provided with three external pads 101 as pins of the device. The rest of the content is completely the same (or similar in principle) to Embodiment 1, and will not be repeated here.
[0087] In summary, adopting the technical solution of the present invention has the following beneficial effects:
[0088] The present invention solves the problem of the existing lead-out method of chip electrodes. The method of laser drilling blind holes + sinking copper electroplating has high cost, high...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



