Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

1384 results about "Laser drilling" patented technology

Laser drilling is the process of creating thru-holes, referred to as “popped” holes or “percussion drilled” holes, by repeatedly pulsing focused laser energy on a material. The diameter of these holes can be as small as 0.002” (~50 μm). If larger holes are required, the laser is moved around the circumference of the “popped” hole until the desired diameter is created; this technique is called “trepanning”.

High density integrated circuit packaging with chip stacking and via interconnections

Chip stacks with decreased conductor length and improved noise immunity are formed by laser drilling of individual chips, such as memory chips, preferably near but within the periphery thereof, and forming conductors therethrough, preferably by metallization or filling with conductive paste which may be stabilized by transient liquid phase (TLP) processes and preferably with or during metallization of conductive pads, possibly including connector patterns on both sides of at least some of the chips in the stack. At least some of the chips in the stack then have electrical and mechanical connections made therebetween, preferably with electroplated solder preforms consistent with TLP processes. The connections may be contained by a layer of resilient material surrounding the connections and which may be formed in-situ. High density circuit packages thus obtained may be mounted on a carrier by surface mount techniques or separable connectors such as a plug and socket arrangement. The carrier may be of the same material as the chip stacks to match coefficients of thermal expansion. High-density circuit packages may also be in the form of removable memory modules in generally planar or prism shaped form similar to a pen or as a thermal conduction module.
Owner:INT BUSINESS MASCH CORP

High density integrated circuit packaging with chip stacking and via interconnections

Chip stacks with decreased conductor length and improved noise immunity are formed by laser drilling of individual chips, such as memory chips, preferably near but within the periphery thereof, and forming conductors therethrough, preferably by metallization or filling with conductive paste which may be stabilized by transient liquid phase (TLP) processes and preferably with or during metallization of conductive pads, possibly including connector patterns on both sides of at least some of the chips in the stack. At least some of the chips in the stack then have electrical and mechanical connections made therebetween, preferably with electroplated solder preforms consistent with TLP processes. The connections may be contained by a layer of resilient material surrounding the connections and which may be formed in-situ. High density circuit packages thus obtained may be mounted on a carrier by surface mount techniques or separable connectors such as a plug and socket arrangement. The carrier may be of the same material as the chip stacks to match coefficients of thermal expansion. High-density circuit packages may also be in the form of removable memory modules in generally planar or prism shaped form similar to a pen or as a thermal conduction module.
Owner:IBM CORP

Double-surface grinding and double-surface polishing high-efficiency ultraprecise processing method for large-sized A-directional sapphire mobile phone screen

The invention discloses a double-surface grinding and double-surface polishing high-efficiency ultraprecise processing method for a large-sized A-directional sapphire mobile phone screen. The method comprises the steps of crystal ingot orientation, crystal plate slicing, crystal plate double-surface grinding, crystal plate cleaning, crystal plate annealing, crystal plate double-surface polishing, secondary crystal plate cleaning, laser drilling, crystal plate chamfering, triple crystal plate cleaning and crystal plate film plating. According to the method, optimal parameters, including constituents of polishing liquid, of the optimal processing technology and all the steps can be obtained by screening by a large quantity of experiments. By the method, the manufacturing technology of the large-sized (10 inches) sapphire mobile phone screen can be simplified, the processing stress on the surface layer can be effectively eliminated, the mechanical processing damaged layers can be eliminated, and the ultrasmooth surface with a complete surface crystal lattice, the flatness being less than 5 microns and the polishing surface roughness (RMS) being less than 0.2 nanometers can be obtained; the processing quality is high, the cost is low, and the efficiency is high; compared with the prior art, the method disclosed by the invention has the advantage that an extremely high technical progress is achieved.
Owner:江西伟嘉晶创光电科技有限公司

Production method of multi-stage HDI plate

The invention discloses a production method of a multi-stage HDI plate. The method comprises the following steps: A. laminating a first copper foil layer on a core plate, carrying out multiband to the first copper foil layer so as to form a brown film on a surface of the first copper foil layer; B. using a same group of location holes to simultaneously carry out laser drilling and mechanical drilling to the surface of the first copper foil layer, forming an internal-layer blind hole through the laser drilling and forming a buried hole through the mechanical drilling; C. laminating a second copper foil layer on the surface of the first copper foil layer, carrying out the multiband to the second copper foil layer so as to form the brown film on the surface of the second copper foil layer; D. using the same group of location holes to simultaneously carry out the laser drilling and the mechanical drilling to the surface of the second copper foil layer, forming an outer-layer blind hole on the position of the buried hole through the laser drilling, forming a folded hole with the buried hole and forming a through hole through the mechanical drilling. At present, the blind hole and the buried hole are drilled separated so that the through hole and the blind hole are not matched with each other. According to the method of the invention, the above problem can be solved; processes of internal layer copper deposition, padpower, an internal layer plating hole graph, porefilling electroplating, film stripping, abrasive-belt grinding plate and the like can be reduced; a production period can be substantially shortened and production cost can be saved.
Owner:SHENZHEN SUNTAK MULTILAYER PCB

Manufacturing method of high-speed PCB and PCB

The invention provides a manufacturing method of a high-speed PCB and the PCB. The manufacturing method includes the following steps that 1, lamination is carried out after a normal inner layer graph is manufactured; 2, copper reduction is carried out to achieve the size of 6 micrometers to 8 micrometers after lamination is completed; 3, +4.5 mil copper etching windowing is carried out on a deep micropore region and a first-order blind hole region overall; 4, laser drilling is carried out to complete deep micropore and first-order blind hole machining; 5, through holes needing resin hole plugging are mechanically drilled for the first time; 6, the interiors of the holes are metalized for the first time; 7, the through holes are back-drilled for the first time; 8, vacuum hole plugging is carried out; 9, the holes are covered with dry films, single side +5 mil dry film covering is carried out on deep micropores, first-order blind holes and the first through holes; 10, chemical copper reduction and ceramic grinding plate copper reduction are carried out to achieve the size of 20 micrometers to 25 micrometers; 11, second through holes are mechanically drilled; 12, the interiors of the holes are metalized for the second time, and POFV blocking is carried out; 13, the second through holes are back-drilled, and connection type functional holes are machined; 14, an outer layer graph is transferred, and a fine line graph is etched; 15, solder resisting and surface treatment are completed. The high-complexity high-speed PCB can be manufactured, the manufacturing period is short, and the cost is low.
Owner:DONGGUAN SHENGYI ELECTRONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products