A kind of SRAM reading and writing control method and row buffer controller
A technology for read-write control and line buffering, applied in the SOC field, can solve the problem of high dynamic power consumption, and achieve the effects of refined dynamic power consumption control, reduced power consumption, and reduced circuit scale
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0040] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.
[0041] Please refer to figure 2 , figure 2It is a schematic diagram of the SRAM read and write control method provided by the embodiment of the present invention. In the embodiment of the present invention, the line buffer controller is not integrated in the storage access controller, but dispersed in the structure of the SRAM Bank. Generally, the SRAM Including several Banks, the Bank is defined as the last structure before the memory grain in the computer composition, that is, the Bank structure divides the memory grain into block-type storage units with interleaved rows and columns. Correspon...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



