Computing device, integrated circuit chip, board card, electronic equipment and computing method

A computing device and technology, applied in the field of computing, can solve problems such as hardware efficiently completing computing tasks, and achieve the effect of expanding application scenarios, adaptability, and efficient execution

Pending Publication Date: 2021-12-31
SHANGHAI CAMBRICON INFORMATION TECH CO LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, in tasks such as image processing and pattern recognition, the oriented operands are often multi-dimensional vector (ie, tensor data) data types, and only using scalar operations cannot make hardware efficiently complete computing tasks

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Computing device, integrated circuit chip, board card, electronic equipment and computing method
  • Computing device, integrated circuit chip, board card, electronic equipment and computing method
  • Computing device, integrated circuit chip, board card, electronic equipment and computing method

Examples

Experimental program
Comparison scheme
Effect test

example 1

[0100] Example 1: TMUADCO=MULT+ADD+RELU(N)+CONVERTFP2FIX (7)

[0101] The instruction expressed in the above formula (7) is a calculation instruction that inputs a ternary operand and outputs a 1-element operand, and it can be composed of a three-stage pipeline operation (that is, multiplication+addition+activation) according to the present disclosure. ) processing circuit matrix to complete. Specifically, the ternary operation is A*B+C, in which the microinstruction of MULT completes the multiplication operation between the operands A and B to obtain the product value, that is, the first-level pipeline operation. Then, the ADD microinstruction is executed to complete the addition operation of the aforementioned product value and C to obtain the sum result “N”, that is, the second-stage pipeline operation. Then, the activation operation RELU is performed on the result, that is, the third-level pipeline operation. After the three-stage pipeline operation, the microinstruction...

example 2

[0102] Example 2: TSEADMUAD = SEARCHADD + MULT + ADD (8)

[0103] The instruction expressed in the above formula (8) is a calculation instruction that inputs a ternary operand and outputs a 1-ary operand, and it includes a two-stage pipeline operation (that is, multiplication+addition) that can be performed according to the present disclosure. The processing circuit matrix to complete the microinstructions. Specifically, the ternary operation is A*B+C, and the microinstruction of SEARCHADD can be completed by the pre-operation circuit to obtain the table lookup result A. Next, the multiplication operation between the operands A and B is completed by the first-stage pipeline operation to obtain the product value. Here, the operands A, B and the product value may be tensors read and saved according to the descriptors of the present disclosure. Then, the ADD microinstruction is executed to complete the addition operation of the aforementioned product value and C to obtain the s...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a computing device, an integrated circuit chip, a board card and a method for executing computing operation by using the computing device. Wherein the computing device can be included in a combined processing device, and the combined processing device can further comprise a universal interconnection interface and other processing devices. And the computing device interacts with other processing devices to jointly complete the computing operation specified by the user. The combined processing device can further comprise a storage device, and the storage device is connected with the equipment and the other processing devices and used for storing data of the equipment and the other processing devices. According to the scheme disclosed by the invention, the operation efficiency of operation in various data processing fields including the artificial intelligence field can be improved, so that the overall overhead and cost of the operation are reduced.

Description

technical field [0001] The present disclosure relates generally to the field of computing. More specifically, the present disclosure relates to a computing device, an integrated circuit chip, a board, an electronic device, and a computing method. Background technique [0002] In a computing system, an instruction set is a set of instructions for performing calculations and controlling the computing system, and plays a key role in improving the performance of computing chips (such as processors) in the computing system. Various current computing chips (especially chips in the field of artificial intelligence) can use associated instruction sets to complete various general or specific control operations and data processing operations. However, the current instruction set still has defects in many aspects. For example, the existing instruction sets are limited by the hardware architecture and perform poorly in terms of flexibility. Furthermore, many instructions can only com...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F9/30G06F9/48
CPCG06F9/30145G06F9/4843G06F9/48G06F9/30
Inventor 不公告发明人
Owner SHANGHAI CAMBRICON INFORMATION TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products