3D stacked multi-stage inertial microfluidic sorting chip and preparation method thereof
A stacking, microfluidic technology, applied in the field of microfluidic technology and cell sorting technology, achieves the effect of simple preparation, high-efficiency sorting, automation of speed reduction, and improved integration.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0034] The technical solution of the present invention will be further described below in conjunction with the accompanying drawings.
[0035] Such as figure 1 As shown, the 3D stacked multi-stage inertial microfluidic sorting chip of the present invention is formed by stacking 6-layer chip units; the 6-layer chip units are respectively the first chip unit A, the second chip unit B, and the third chip unit C, the fourth chip unit D, the fifth chip unit E and the sixth chip unit F. The first chip unit A adopts a trapezoidal cross-section spiral pipe for preliminary cell sorting; the second chip unit B adopts a symmetrical rectangular cross-section serpentine pipe for sorting and speed reduction; the third chip unit C adopts a symmetrical rectangular serpentine Pipeline for further sorting and speed reduction; the fourth chip unit D adopts a serpentine pipe with a symmetrical rectangular section for final sorting and speed reduction; the fifth chip unit E is used for outlet mat...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


