Check patentability & draft patents in minutes with Patsnap Eureka AI!

Two-dimensional multi-channel convolution hardware accelerator based on FPGA

A hardware accelerator and multi-channel technology, applied in the direction of instruments, machine execution devices, digital data processing components, etc., can solve the problems of insufficient computing power of CPU and DSP, high power consumption of GPU, difficulty in adapting to the heat dissipation environment, etc., and achieve efficient computing , Improve versatility, improve the effect of real-time calculation and energy consumption ratio

Pending Publication Date: 2022-04-12
BEIJING AEROSPACE AUTOMATIC CONTROL RES INST
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the past, information processing methods based on general-purpose processors are increasingly difficult to meet the application requirements of aerospace models. For example, CPUs and DSPs cannot meet real-time requirements due to insufficient computing power, and GPUs cannot adapt to harsh heat dissipation environments due to high power consumption.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Two-dimensional multi-channel convolution hardware accelerator based on FPGA
  • Two-dimensional multi-channel convolution hardware accelerator based on FPGA
  • Two-dimensional multi-channel convolution hardware accelerator based on FPGA

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0049] Preferred embodiments of the present invention will be specifically described below in conjunction with the accompanying drawings, wherein the accompanying drawings constitute a part of the application and are used together with the embodiments of the present invention to explain the principle of the present invention.

[0050] One embodiment of the present invention discloses a two-dimensional multi-channel convolution hardware accelerator based on FPGA, which accelerates convolution of CNN network;

[0051] like figure 1 As shown, (the process of adding the convolution result and bias data is omitted in this figure), the calculation process of the convolution layer is that multiple convolution kernels are regularly scanned from the input feature map Fin, and a set of The output feature map Fout, that is, one convolution kernel corresponds to one output feature map. The process of convolution can be abstracted as expanding the output channel loop and the input channel...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a two-dimensional multi-channel convolution hardware accelerator based on an FPGA. The two-dimensional multi-channel convolution hardware accelerator comprises a control unit, a bias cache, a weight cache, an input feature cache, a convolution cache, a weight pre-reading register set, a PE array, a nonlinear unit, a second gating device and a third gating device. The feature cache is connected with the PE array; the weight cache is connected with the PE array through the weight pre-reading register group; the bias cache and the convolution cache are connected with the PE array through a third gate, and the output end of the PE array is connected with the convolution cache and the nonlinear unit through a second gate; inputting the feature cache, the bias cache and the weight cache to load data; the weight pre-reading register group performs pre-reading register on the weight cache; and the PE array writes input features, pre-reads the registered weight data, bias data or convolution intermediate results to carry out convolution operation, writes the convolution intermediate results into a convolution cache, activates the final convolution result through a nonlinear unit and outputs the final convolution result. According to the method, efficient calculation of any scale of convolutional layers in the CNN is realized.

Description

technical field [0001] The invention belongs to the technical field of deep learning acceleration circuits, and in particular relates to an FPGA-based two-dimensional multi-channel convolution hardware accelerator. Background technique [0002] At present, Convolutional Neural Network (CNN) has excellent performance in image classification, object detection, natural language processing, speech recognition, game gaming and other fields. However, due to its computing-intensive and storage-intensive characteristics, it encounters many difficulties when it is deployed to mobile devices or embedded devices. For example, in the new generation of aerospace models, there is a large demand for using CNN for information processing, but the heat dissipation conditions of aerospace equipment are harsh, and the real-time performance of calculations is very high. In the past, information processing methods based on general-purpose processors are increasingly difficult to meet the applica...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/30G06F7/501G06F7/523G06N3/04G06N3/063
Inventor 王晓峰周辉盖一帆赵雄波蒋彭龙李悦赵冠杰李超然吴松龄李山山杨彬
Owner BEIJING AEROSPACE AUTOMATIC CONTROL RES INST
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More