Chip packaging structure
A chip packaging structure and chip technology, applied in the direction of semiconductor/solid-state device components, semiconductor devices, electrical components, etc., to increase the heat dissipation area, improve heat dissipation performance, and reduce mutual interference.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment
[0029] It should be noted that if there are directional indications (such as up, down, first, second, front, back...) involved in the embodiments of the present invention, the directional indications are only used to explain each The relative relationship between the components, the movement situation, etc., if the specific posture changes, the directional indication also changes accordingly.
[0030] In addition, if the description of "first", "second", etc. is involved in the present invention, the descriptions of "first", "second" etc. are only for the purpose of description, and should not be construed as indicating or implying that they are relatively important The term may implicitly indicate the number of technical features indicated, whereby a feature defined with "first" and "second" may explicitly or implicitly include at least one of the features. In addition, the technical solutions between the various embodiments can be combined with each other, but must be based ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com