Method and apparatus for thread-based memory access in a multithreaded processor

A multi-threaded processor and memory technology, applied to memory systems, machine execution devices, program control devices, etc., can solve problems such as increased memory access time, processor thread stall, increased power consumption, etc., to reduce memory access time and power consumption, processor performance has no effect

Inactive Publication Date: 2005-12-14
QUALCOMM INC
View PDF2 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0009] An important problem with conventional memory access techniques is that such techniques are often not adequate for use on multi-threaded processors, that is, processors that support the simultaneous execution of several different instruction sequences, or "threads"
For example, conventional memory access techniques often require an excessive number of read and write ports when using multi-threaded processors, which unduly increases power consumption
In addition, such techniques can cause individual processor threads to stall and increase memory access times when used on multi-threaded processors

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and apparatus for thread-based memory access in a multithreaded processor
  • Method and apparatus for thread-based memory access in a multithreaded processor
  • Method and apparatus for thread-based memory access in a multithreaded processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] Hereinafter, the present invention will be schematically described according to a situation implemented in a multi-threaded processor, where the multi-threaded processor has a main memory, a multi-threaded cache memory, and a multi-threaded data memory associated therewith. However, it should be understood that the present invention does not require the use of the special multi-threaded processor and memory structure in the exemplary embodiment, and the present invention is generally suitable for use in any multi-thread that is expected to reduce the number of memory ports required and thereby reduce power consumption. Processor memory access application.

[0023] A processing system 100 employing an example of the memory access technology of the present invention will be described with reference to FIGS. 1 and 2.

[0024] FIG. 1 shows a processing system 100 which includes a multi-threaded processor 102 connected to a main memory 104. The multi-thread processor 102 include...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A thread-based memory access technique for a multithreaded processor is disclosed. The multithreaded processor determines a thread identifier associated with a particular processor thread and uses at least a portion of the thread identifier to select a particular portion of associated memory to be accessed by the corresponding processor thread. In an alternative embodiment, the first part of the thread identifier is used to select one of the plurality of multi-bank storage elements in the memory, and the second part of the thread identifier is used to select a multi-bank storage element within the selected one. One of multiple memory banks. The first part may include one or more most significant bits of the thread identifier, while the second part includes one or more least significant bits of the thread identifier. The present invention advantageously reduces memory access time and power consumption while avoiding any stalling of processor threads.

Description

[0001] Related application [0002] The present invention is related to the invention disclosed in the following U.S. patent applications: Attorney Docket No. 1007-6, titled "Multithreaded Processor With Efficient Processing For Convergence Device Applications"; Attorney Docket No. No. 1007-7, titled "Method and Apparatus for Register File Port Reduction in a Multithreaded Processor"; Agent case file No. 1007-8, titled “Token Triggering Method and Apparatus for Token Triggered Multithreading". The above-mentioned application was submitted at the same time, and its content is incorporated here by reference. Technical field [0003] The present invention generally relates to the field of digital data processors, and more particularly relates to memory access technology used in multithreaded processors. Background technique [0004] Memory is an important aspect of processor design. As we all know, processors are often used in conjunction with storage systems that include different l...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/355G06F9/38G06F12/06
CPCY02B60/1225G06F12/0846G06F12/06G06F12/0842G06F9/3851G06F9/342G06F9/3824Y02D10/00
Inventor E·霍凯奈克M·穆吉尔J·C·格洛斯纳
Owner QUALCOMM INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products