Quad flat no-lead chip carrier with stand-off

a flat no-lead, chip carrier technology, applied in the direction of printed circuit, sustainable manufacturing/processing, final product manufacturing, etc., can solve the problems of qfn misalignment with pcb pads, limit the ability of solder to wet, and affect the yield, so as to improve the yield of assembly to a substrate, improve the yield, and increase the solder area
US20080203546A1Inactive Publication Date: 2008-08-28GLOBALFOUNDRIES INC
9 Cites 5 Cited by

Patent Information

Authority / Receiving Office
US · United States
Patent Type
Applications(United States)
Current Assignee / Owner
GLOBALFOUNDRIES INC
Publication Date
2008-08-28
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

A QFN package with improved joint solder thickness for improved second level attachment fatigue life. The copper leadframe of a QFN chip carrier is provided with rounded protrusions in both the chip attach pad region and the surrounding lead regions before second level attachment. The rounded stand-off protrusions are formed from the copper itself of the copper of the leadframe. This may be achieved by punching dimples into one surface of the copper plate of the leadframe before plating to form protrusions on the opposing surface. This method of forming the rounded protrusions simplifies the process of forming stand-offs. The protrusions provide a structure that increases wetting area and allows the use of a larger quantity of solder for increased solder joint thickness and better die paddle solder joint area coverage. As a result of the increased solder joint thickness, second level fatigue life is significantly improved. As a result of the improved die paddle solder joint area coverage, improved thermal performance of the chip carrier is also significantly improved.
Need to check novelty before this filing date? Find Prior Art

Description

BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates to chip carriers. More particularly, the present invention relates to quad flat no-lead (QFN) chip carriers and chip package structures.

[0003] 2. Background And Related Art

[0004] Semiconductor packages are known to take a variety of forms. Similarly, chip carriers used in semiconductor packages take a variety of forms. One type of chip package currently used employs a leadframe arrangement. According to the type of leads used in the leadframe, a quad flat package (QFP) can be divided into quad flat packages with I-type leads (QFI), quad flat packages with J-types leads (QFJ) and quad flat packages no-lead (QFN). Because the outer end of the leads of the leadframe are uniformly cut along the four edges of a chip package, this latter type of package is also referred to as a quad flat no-lead chip carrier.

[0005] FIG. 1 shows a plan view of the bottom side of a conventional QFN chip carrier. This ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More