Unlock instant, AI-driven research and patent intelligence for your innovation.

Non-volatile memory device and method for fabricating the same

Active Publication Date: 2012-11-01
SK HYNIX INC
View PDF6 Cites 21 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0013]Exemplary embodiments of the present invention are directed to a non-volatile memory device having a three-dimensional structure, where memory cells are formed along channels perpendicularly protruding from a surface and a pipe channel transistor is disposed under the memory cells, and having improved operation characteristics, and a method for fabricating the non-volatile memory device.

Problems solved by technology

A memory device having a two-dimensional structure is formed in a single layer on a silicon substrate and has reached its structural limitation in increasing the integration degree thereof.
In particular, since an inversion layer is not formed in the channel layer 16 in the region (refer to ‘A’) between the first conductive layer 12 and the lowermost second conductive layer 14, on current (Ion) characteristics of the pipe channel transistor may be deteriorated, which leads to poor operation of the non-volatile memory device.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Non-volatile memory device and method for fabricating the same
  • Non-volatile memory device and method for fabricating the same
  • Non-volatile memory device and method for fabricating the same

Examples

Experimental program
Comparison scheme
Effect test

second embodiment

[0085]FIGS. 18 and 19 are cross-sectional views illustrating a non-volatile memory device having a three-dimensional structure and a fabrication method thereof in accordance with the present invention.

[0086]Referring to FIG. 18, a first conductive layer 420 is formed over a substrate 410 defined with a cell region and a peripheral circuit region. The first conductive layer 420 is for forming a gate electrode of a pipe channel transistor in the cell region and for forming a gate electrode of the peripheral circuit region.

[0087]The substrate 410 may include a semiconductor substrate, such as a silicon substrate, and an insulation layer, such as a silicon oxide layer, that is disposed over the semiconductor substrate. The first conductive layer 420 may include polysilicon doped with an impurity.

[0088]Subsequently, a first sacrificial layer pattern 430 that is buried in the first conductive layer 420 and defines the space where a pipe channel hole is to be formed is formed by selectivel...

third embodiment

[0093]FIG. 20 is a cross-sectional view illustrating a non-volatile memory device having a three-dimensional structure and a fabrication method thereof in accordance with the present invention.

[0094]Referring to FIG. 20, an insulation layer and a conductive layer are deposited over a substrate 110 and patterned so as to form a stacked structure where a gate insulation layer pattern 510 and a gate electrode 520 of a peripheral circuit transistor are stacked.

[0095]Subsequently, an insulation layer 530 covering the stacked structure is formed. The insulation layer 530 isolates a peripheral circuit region from a cell region that is to be formed over the peripheral circuit region. The insulation layer 530 may be an oxide layer.

[0096]Subsequently, a first conductive layer 120 filled with a first sacrificial layer pattern 130 and a second conductive layer 140 are formed over the insulation layer 530.

[0097]The subsequent processes are substantially the same as those described with reference...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A non-volatile memory device includes a substrate; a first conductive layer over the substrate, a second conductive layer over the first conductive layer, a stacked structure disposed over the second conductive layer, wherein the stacked structure includes a plurality of first inter-layer dielectric layers and a plurality of third conductive layers alternately stacked, a pair of first channels that penetrate the stacked structure and the second conductive layer, a second channel which is buried in the first conductive layer, covered by the second conductive layer, and coupled to lower ends of the pair of the first channels; and a memory layer formed along internal walls of the first and second channels.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS[0001]The present application claims priority of Korean Patent Application Nos. 10-2011-0040893 and 10-2011-0133970, filed on Apr. 29, 2011, and Dec. 13, 2011, which are incorporated herein by reference in their entirety.BACKGROUND[0002]1. Field[0003]Exemplary embodiments of the present invention relate to a non-volatile memory device and a fabrication method thereof, and more particularly, to a non-volatile memory device having a three-dimensional structure where memory cells are formed along the channels perpendicularly protruding from a substrate, and a method for fabricating the non-volatile memory device.[0004]2. Description of the Related Art[0005]Non-volatile memory device retains data although power is turned off. Diverse non-volatile memory devices, such as flash memory devices, are widely used.[0006]A memory device having a two-dimensional structure is formed in a single layer on a silicon substrate and has reached its structural limi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L27/105H01L21/8239
CPCH01L27/11573H01L29/7926H01L27/11582H10B43/40H10B43/27
Inventor KO, EUN-JUNGSEO, DAE-YOUNGCHOI, SANG-MOO
Owner SK HYNIX INC