Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Package carrier and manufacturing method thereof

Inactive Publication Date: 2014-02-13
SUBTRON TECH
View PDF5 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The invention is a package carrier that reduces the difference in thermal expansion between a heating element and the carrier, increasing the reliability of the package. This is achieved by using an insulation substrate with an ideal thermal expansion coefficient as the core, preventing stress between the heating element and insulation substrate and preventing damage and peeling of the heating element.

Problems solved by technology

A LED chip has to be packaged before used, and the LED chip generates a large amount of heat when emitting light.
Therefore, if the heat generated by the LED chip cannot be dissipated and keeps accumulating in the LED package structure, a temperature of the LED package structure would keep rising.
In this way, the LED chip may be overheated, which causes luminance decay and shortens operating life thereof or even causes permanent damage in server cases.
As the integration level of integrated circuits increases, due to the mismatch of thermal expansion coefficient between the LED chip and the package carrier, the phenomena of thermal stress and warpage become more and more severe, and that causes the reliability between the LED chip and the package carrier to decrease.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Package carrier and manufacturing method thereof
  • Package carrier and manufacturing method thereof
  • Package carrier and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030]FIGS. 1A to 1H are schematic cross-sectional views of a manufacturing method of a package carrier according to an embodiment of the invention. According to the manufacturing method of the package carrier of the present embodiment, referring to FIG. 1A, an insulation substrate 110 is provided first. The insulation substrate 110 has an upper surface 112, a lower surface 114 opposite to the upper surface 112 and a plurality of cavities 116, wherein the cavities 116 are located at the lower surface 114 of the insulation substrate 110. Herein, a method of forming the cavities 116 of the insulation substrate 110 is, for example, laser drilling or injection molding. In addition, a material of the insulation substrate 110 is, for example, ABF resin, polymeric materials, silicon fillers or epoxy resin.

[0031]Then, referring to FIG. 1B, through holes 118 passing through the insulation substrate 110 and respectively communicating with the cavities 116 are formed on the upper surface 112 o...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Electrical conductoraaaaaaaaaa
Login to View More

Abstract

A manufacturing method of a package carrier is provided. An insulation substrate having an upper surface, a lower surface, plural cavities located at the lower surface and plural through holes passing through the insulation substrate and respectively communicating with the cavities is provided. Plural vias is defined by the cavities and the through holes. A conductive material filling up the vias is formed to define plural conductive posts. An insulation layer having a top surface and plural blind vias extending from the top surface to the conductive posts is formed on the upper surface. A patterned circuit layer filling up the blind vias, being connected to the conductive posts and exposing a portion of the top surface is formed on the top surface. A solder mask layer is formed on the patterned circuit layer and has plural openings exposing a portion of the patterned circuit layer to define plural pads.

Description

CROSS-REFERENCE TO RELATED APPLICATION[0001]This application claims the priority benefit of Taiwan application serial no. 101128619, filed on Aug. 8, 2012. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.BACKGROUND[0002]1. Field of the Invention[0003]The invention relates to a package structure and a manufacturing method thereof, and more particularly, to a package carrier and a manufacturing method thereof.[0004]2. Description of Related Art[0005]The purpose of chip package is to protect exposed chips, to reduce contact density in a chip, and to provide good thermal dissipation for chips. A leadframe serving as a carrier of a chip is usually employed in a conventional wire bonding technique. As contact density in a chip gradually increases, the leadframe which is unable to satisfy current demands on the high contact density is replaced by a package carrier which can achieve favorable contact den...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H05K1/11H05K3/42
CPCH01L21/486H01L23/49827H01L33/44H01L33/486H01L33/62H01L33/642H01L2924/15311H01L21/447H01L2224/16227H01L2224/16225H01L2924/00014Y10T29/49165H05K3/42H01L2224/0401
Inventor SUN, SHIH-HAO
Owner SUBTRON TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products