Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Load store circuit with dedicated single or dual bit shift circuit and opcodes for low power accelerator processor

a storage circuit and accelerator processor technology, applied in the field of electronic processor circuits, can solve problems such as limiting computational performan

Pending Publication Date: 2017-03-02
TEXAS INSTR INC
View PDF4 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The patent discusses the use of a low energy accelerator (LEA) processor circuit or other application specific integrated processor (ASIP) circuit in integrated circuits such as microcontrotor units (MCUs). The circuit includes a load store circuit and a low gate count shift circuit that allows for efficient processing of data. This helps to reduce energy consumption and allows for the use of a smaller size barrel shifter, which is less expensive and consumes less energy than other solutions. Overall, the patent provides a way to improve the efficiency and performance of integrated circuits.

Problems solved by technology

However, simply limiting address generation operations for an ASIP to reduce power consumption can limit computational performance.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Load store circuit with dedicated single or dual bit shift circuit and opcodes for low power accelerator processor
  • Load store circuit with dedicated single or dual bit shift circuit and opcodes for low power accelerator processor
  • Load store circuit with dedicated single or dual bit shift circuit and opcodes for low power accelerator processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0013]In the drawings, like reference numerals refer to like elements throughout, and the various features are not necessarily drawn to scale. In the following discussion and in the claims, the terms “including”, “includes”, “having”, “has”, “with”, or variants thereof are intended to be inclusive in a manner similar to the term “comprising”, and thus should be interpreted to mean “including, but not limited to . . . ” Also, the term “couple” or “couples” is intended to include indirect or direct electrical connection or combinations thereof. For example, if a first device couples to or is coupled with a second device, that connection may be through a direct electrical connection, or through an indirect electrical connection via one or more intervening devices and connections.

[0014]FIGS. 1 and 2 show a microcontroller unit (MCU) 200 which can be a single integrated circuit (IC) 200 in one example. Certain example implementations include analog interface circuitry such as analog to d...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Described examples include integrated circuits such as microcontrollers with a low energy accelerator processor circuit or other application specific integrated processor circuit including a load store circuit operative to perform load and store operations associated with at least one register and a low gate count shift circuit to selectively shift the data of the register by only an integer number bits less than the register data width without using a barrel shifter for low power operation to support vector operations for FFT or filtering functions.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS[0001]The present application is related to U.S. patent application Ser. No. 14 / 678,944, filed Apr. 4, 2015 and entitled “LOW ENERGY ACCELERATOR PROCESSOR ARCHITECTURE WITH SHORT PARALLEL INSTRUCTION WORD AND NON-ORTHOGONAL REGISTER DATA FILE,” and to U.S. patent application Ser. No. 14 / 678,939, filed Apr. 4, 2015 and entitled “LOW ENERGY ACCELERATOR PROCESSOR ARCHITECTURE WITH SHORT PARALLEL INSTRUCTION WORD,” which applications are hereby incorporated by reference.TECHNICAL FIELD[0002]The present disclosure relates to electronic processor circuits and more particularly to microcontrollers and other integrated circuits.BACKGROUND[0003]Microcontroller units (MCUs) and other microprocessors are often used for battery powered user devices, for control systems to process data from sensors, or for other applications in which processing speed and low power consumption are important. Many applications involve analog signals received by a processor ci...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F9/30G06F13/40
CPCG06F9/30032G06F13/4068G06F9/30098G06F9/3004G06F9/30036G06F9/30043Y02D10/00G06F5/01
Inventor LINGAM, SRINIVASLEE, SEOK-JUN
Owner TEXAS INSTR INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products