Chip for reducing ohm voltage drop and method thereof
A chip and chip packaging technology, applied in the direction of electrical components, electrical solid devices, circuits, etc., can solve the problems of increased chip area, increased number, increased power lines, etc., and achieve the effect of simple implementation, easy implementation, and reduced ohmic voltage drop
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0024] The structural representation of an embodiment of the present invention is as figure 1 shown. In the figure, a square 100 with a side length a represents a bare chip (die), in which a VR110 is integrated. The input of VR is the IO voltage, and the output is the voltage required by the CORE. The dotted line inside the chip schematically shows the power supply network of the chip. The output of the VR is connected to the chip power supply network nearby to supply power for the chip CORE. In simplified models, it is often assumed that the ohmic voltage drop is proportional to the distance of VR from the chip device. Under the worst-case assumptions, the distance from the VR to the chip device can be as far as the diagonal of the square , about 1.4a.
[0025] In order to reduce the ohmic voltage drop, one of the schemes of the present invention adds four power supply PADs around the chip, that is, PADs A1-A4. These power supply PADs are arranged on the edge of a chip...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 