Unlock instant, AI-driven research and patent intelligence for your innovation.

Method of removing photoresist

A photoresist pattern and removal technology, applied in photosensitive material processing, electrical components, semiconductor/solid-state device manufacturing, etc., can solve the problem of abnormal oxidation of tungsten silicide layer 17, inability to completely remove photoresist, prolonged processing time, etc. question

Inactive Publication Date: 2008-01-09
SK HYNIX INC
View PDF0 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0010] Therefore, in the subsequent process, the tungsten silicide layer 17 may be abnormally oxidized due to the residual photoresist.
Also, after gate patterning, interfacial defects may occur between poly gates and the tungsten silicide layer may form a source of lifting or particles
When the ion implantation process is highly doped, it may not be possible to completely remove the photoresist
To remove the remaining photoresist, the processing time is extended, so the mass yield is reduced

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of removing photoresist
  • Method of removing photoresist
  • Method of removing photoresist

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] 2A to 2D are cross-sectional views showing a method of removing a photoresist layer according to a first embodiment of the present invention. Hereinafter, the photoresist layer removal process refers to the removal method performed after the double poly gate process.

[0025] Referring to FIG. 2A, a substrate 21 is defined as an N-channel metal-oxide-semiconductor (NMOS) region and a P-channel metal-oxide-semiconductor (PMOS) region. A device isolation structure 22 is formed in the substrate 21 to isolate the NMOS region and the PMOS region. Gate oxide layer 23 is formed over substrate 21 . A gate polysilicon layer 24 and an N-type doped polysilicon layer 24A are formed over the gate oxide layer 23 .

[0026] More specifically, a gate polysilicon material layer is formed over the gate oxide layer 23 . A photoresist layer is formed over the gate polysilicon material layer. The photoresist layer is patterned by performing exposure and development processes, forming a ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method includes forming a photoresist pattern over a certain portion of a material layer to expose an ion implantation region, implanting impurities in the ion implantation region of the material layer using the photoresist pattern as an ion implantation barrier, and removing the photoresist pattern using plasma of a gas mixture including a hydrocarbon-based gas.

Description

[0001] This application claims priority to Korean Patent Application Nos. KR2006-62656 and KR2006-90811 filed with the Korean Patent Office on July 4, 2006 and September 19, 2006, respectively, the entire contents of which are incorporated herein by reference. technical field [0002] The present invention relates to methods of manufacturing semiconductor devices, in particular to methods of removing photoresist layers. Background technique [0003] In the manufacture of semiconductor devices, a typical ion implantation process utilizes a photoresist layer as an ion implantation mask. For example, the double poly gate process uses a photoresist layer as an ion implantation mask. [0004] 1A to 1C are cross-sectional views showing a typical double poly gate process. [0005] Referring to FIG. 1A, a substrate 11 is defined as an N-channel metal-oxide-semiconductor (NMOS) region and a P-channel metal-oxide-semiconductor (PMOS) region. A device isolation structure 12 is formed...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G03F7/42G03F7/36H01L21/027
CPCG03F7/42H01L21/426H01L21/6704
Inventor 郑台愚
Owner SK HYNIX INC