Semiconductor encapsulation structure having substrate identification code and manufacturing method thereof
A manufacturing method, semiconductor technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, semiconductor/solid-state device components, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0067] In order to further explain the technical means adopted by the present invention to achieve the intended purpose of the invention, the specific implementation methods, The structure, manufacturing method, steps, features and functions thereof are described in detail below. For convenience of description, in the following embodiments, the same elements are denoted by the same numbers.
[0068] According to the first specific embodiment of the present invention, a semiconductor package structure with a substrate identification code and its manufacturing method, refer to Figure 1 to Figure 6 described as follows. see figure 1 As shown, a semiconductor package structure 100 mainly includes a substrate 110 , a chip 120 and a substrate identification code 130 . Wherein, the substrate 110 has an upper surface 111 and a lower surface 112 . The substrate 110 serves as a chip carrier and has a single-layer or multi-layer circuit structure. In this embodiment, the upper surf...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com