Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Software and hardware collaborative simulation verification system and method based on FPGA

A technology of software-hardware collaboration and simulation verification, which is applied in the field of simulation verification systems, can solve problems such as reducing simulation efficiency, and achieve the effects of reducing verification time, good physical scalability, and shortening development time

Inactive Publication Date: 2009-08-05
SUZHOU CENTEC COMM CO LTD
View PDF0 Cites 38 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Inevitably reduces simulation efficiency

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Software and hardware collaborative simulation verification system and method based on FPGA
  • Software and hardware collaborative simulation verification system and method based on FPGA
  • Software and hardware collaborative simulation verification system and method based on FPGA

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] The technical solutions of the present invention will be further elaborated below in conjunction with the accompanying drawings and specific implementation methods.

[0042] refer to figure 1 , figure 2 with image 3 , figure 1 It shows the FPGA-based software and hardware co-simulation verification system in the embodiment of the present invention; figure 2 The structure of the hardware system in the FPGA-based software-hardware co-simulation verification system in the embodiment of the present invention is shown; image 3 It shows the logic structure of the interface transformation (Shim) of the hardware system in the FPGA-based software-hardware co-simulation verification system in the embodiment of the present invention.

[0043] Such as figure 1 with figure 2 As shown, the FPGA-based software-hardware co-simulation verification system includes two parts: software system part 1 and hardware system part 2. The software system part mainly refers to the contr...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a software and hardware co-emulation verification system based on FPGA and a method thereof. The system comprises a network tester, a software system part which is arranged on an user PC terminal and a hardware system part used for simulating an integrated circuit chip; wherein, the software system part comprises a controlling platform of the network tester and an embedded system interface module; the hardware system part comprises a CPU interface module, an interface converter logic module in FPGA, a virtual waiting-for-testing module and a network interface module which can be used for realizing data exchanging between the interface converter logic module and the controlling platform of the network tester. The method is formed on the basis of the systems. The software and hardware co-emulation verification system based on FPGA and the method thereof have the advantages of being capable of carrying out high-speed emulation, greatly saving the time consumption for testing, realizing the whole-chip and whole-function verification and supporting the testing of a plurality of varieties of chips; simultaneously, the invention also has good physical expandability, adopts good debugging tools and further increases the emulation verification efficiency.

Description

technical field [0001] The invention relates to a simulation verification system and method of an integrated circuit (IC) chip, in particular to an FPGA-based software and hardware co-simulation verification system and method. Background technique [0002] With the rapid development of large-scale integrated circuit technology and network communication, Ethernet switching chips have been widely used in network communication, and because its application environment is becoming more and more extensive and complex, the functions contained in Ethernet switching chips It is becoming more and more complex, the capacity is getting bigger and bigger, and the difficulty of chip simulation is also increasing rapidly. Therefore, how to speed up the development of Ethernet switching chips and shorten the verification cycle has become an important issue we are facing. [0003] In the existing integrated circuit (IC) chip simulation and verification field, two methods are mainly used for...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04L12/26G06F17/50
Inventor 贾复山孙剑勇郑晓阳徐昌发许俊洪苗夏杰
Owner SUZHOU CENTEC COMM CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com