Check patentability & draft patents in minutes with Patsnap Eureka AI!

Circuit and method for error correction

A technology of error correction and circuit, applied in TV, electrical components, color TV, etc., can solve problems such as picture errors and the inability of the receiving end to correctly form horizontal synchronization signals, etc.

Inactive Publication Date: 2009-08-26
REALTEK SEMICON CORP
View PDF0 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

If the error occurs in the video data area, it may cause the screen to have wrong pixel (pixel) values
Even, when an error occurs in control signals such as the blank start signal BS, the blank end signal BE, or the VB-ID signal, it may cause the receiving end to be unable to correctly form a horizontal synchronization signal (horizontal synchronization) or a vertical synchronization signal (vertical synchronization). ) and other important image control signals

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Circuit and method for error correction
  • Circuit and method for error correction
  • Circuit and method for error correction

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] figure 2 A schematic diagram showing the framework of an embodiment of the error correction circuit of the present invention.

[0024] Referring to Figure 2, the error correction circuit 200 of the present invention is applied to the receiving end of the display port interface, and includes an equalizer 211, a clock data recovery circuit (clock data recovery, CDR) 212, and a serial to parallel Converter (serial to parallel converter) 213, an ANSI10B / 8B decoder 214, a correction unit 250, and a microprocessor (MCU) 260.

[0025] The conversion circuit 210 is set in one of the data transmission channels L of the main link 0 (When the main link has four data transmission channels, four sets of conversion circuits 210 are required), the equalizer 211 amplifies a differential signal according to a gain value g to generate an amplified signal. The clock tracking data recovery circuit 212 includes a phase-locked loop circuit (PLL) (not shown in the figure), and the clock frequen...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a circuit and a method for error correction, which are used at the receiving end of a display port, and actively adjusts the setting of a physical layer and performs data correction treatment by using a correction unit to improve the reliability of input data when an error occurs in a decoding process of an ANS110B / 8B decoder.

Description

Technical field [0001] The invention relates to an error correction circuit and method, which is applied to the receiving end of a display port interface to improve the reliability of input data. Background technique [0002] Display Port Interface (DisplayPort) is a new generation of digital high-speed audio and video transmission interface promoted by the Video Electronics Standard Association (VESA), including a main link (main link), an auxiliary channel (auxiliary channel) and a thermal Hot plug detect (HPD) signal line. The main link is a high-bandwidth, low-latency, one-way isochronous streaming transmission interface, composed of 1 to 4 data transmission channels (lane), to provide the function of digital video and audio simultaneous streaming transmission , Each data transmission channel supports two channel transmission rates (link rate) F link : 1.6 or 2.7Gbps, so the display port interface can reach up to 10.8Gbps transmission rate. [0003] The transmitter of the dis...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04N7/64H04N5/44H04N19/89
Inventor 林佐柏
Owner REALTEK SEMICON CORP
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com