High-speed serial buss system capable of being dynamically reconfigured and control method thereof

Abstract

The invention discloses a high-speed serial buss system capable of being dynamically reconfigured based on lines and a realize method thereof. The buss comprises a plurality of communication lines; node equipment connected with the buss comprises one or a plurality of main control node(s) and a plurality of subsidiary nodes, wherein only the main control node(s) can start buss communication process; the node equipment is wholly or partially physically connected with the communication lines; the main control node(s) and the each subsidiary node adopt a semiduplex serial buss topological structure to realize physical connection; the main control node(s) and the subsidiary nodes respectively at least comprises a line detection module and a data dynamic reconfiguration module; the line detection module of the main control node(s) and the line detection module of the subsidiary nodes can immediately detect the connection status between the main node(s) and the subsidiary nodes according toinformation words between the two modules; and the data dynamic reconfiguration modules in the main control node(s) and the subsidiary nodes ensure the distribution method of data frame on the buss according to the ensured buss connection status.

Description

Technical field [0001] The invention relates to a computer bus structure and method, in particular to a dynamically reconfigurable high-speed serial bus structure and method. Background technique [0002] At present, the known computer bus structure can be divided into two categories, one is a parallel bus structure, and the other is a serial bus structure. [0003] Commonly used parallel bus structures such as PCI (CPCI), VXI, VME, EISA, MULTIBUS, etc., can be divided into three components: control signal, data signal and address signal. It has the advantages of convenient addressing, multi-space division, and strong expansion capability. Through the parallel mode, multiple data bytes can be transmitted in parallel in one access cycle, thereby using lower signal frequency to achieve high-speed data transmission. When a higher data transmission rate is required, the goal is achieved by expanding the data parallelism and increasing the signal transmission frequency. [0004] Commonl...

AI Technical Summary

Problems solved by technology

[0007] 2) Bus communication cannot be dynamically reconfigured, that is, the link cannot be configured in real time according to the line connection status during system operation

After the parallel bus is powered on and configured, the link signal configuration becomes a fixed configuration, does not support the access of new nodes, and the node fails when there is a problem with the node line; the variable configuration of the serial bus for the link signal is static configuration, and the device After the manufacturing is completed (or started to operate), the link signal configuration becomes a fixed configuration, which cannot support fault tolerance for link signal failures, and does not solve the single point failure failure problem of traditional parallel bus storage

[0008] 3) The general-purpose bus does not meet the application requirements for the miniaturization of redundant fault-tolerant computers

The universal parallel bus has many connection lines, and the bus contains multiple data lines and address lines, which is difficult to miniaturize; the universal low-speed serial bus supports multiple communication nodes, but the speed is low, and it is not suitable for the internal communication of redundant fault-tolerant computers; the universal high-speed serial bus The row bus does not support multi-communication nodes, and expansion needs to increase routing equipment, which increases the complexity of the system and is difficult to meet the needs of system miniaturization

Images