Chip-scale package and fabrication method thereof

A technology of chip-size packaging and chips, which is applied in semiconductor/solid-state device manufacturing, electrical components, electric solid-state devices, etc., can solve problems such as increased manufacturing time, difficult manufacturing process, and increased cost

Active Publication Date: 2012-04-11
SILICONWARE PRECISION IND CO LTD
View PDF14 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the manufacturing process through the encapsulant 13 is difficult, and the conductive material 100 needs to

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip-scale package and fabrication method thereof
  • Chip-scale package and fabrication method thereof
  • Chip-scale package and fabrication method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0075] Embodiments of the present invention are described below through specific examples, and those skilled in the art can easily understand other advantages and effects of the present invention from the content disclosed in this specification.

[0076] It should be noted that the structures, proportions, sizes, etc. shown in the drawings attached to this specification are only used to match the content disclosed in the specification for the understanding and reading of those skilled in the art, and are not intended to limit the implementation of the present invention. Limiting conditions, so there is no technical substantive meaning, any modification of structure, change of proportional relationship or adjustment of size, without affecting the effect and purpose of the present invention, should still fall within the scope of the present invention. The disclosed technical content must be within the scope covered. At the same time, terms such as "upper", "top" and "one" quoted...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a chip-scale package and a fabrication method thereof. The chip-scale package comprises a packaging colloid, conductive bumps, a chip, a dielectric layer, a circuit layer, conductive blind holes and a soldering-resistant layer, the packaging colloid is provided with a first surface and a second surface which are opposite from each other, the conductive bumps are arranged in the packaging colloid and exposed out of the first and the second surfaces of the packaging colloid, the chip is embedded in the packaging colloid and exposed out of the first surface of the packaging colloid, the dielectric layer is arranged on the first surface of the packaging colloid, the conductive bumps and the chip, the circuit layer is arranged on the dielectric layer, the conductive blind holes are arranged in the dielectric layer and electrically connected with the circuit layer, electrode pads and the conductive bumps, and the soldering-resistant layer is arranged on the dielectric layer and the circuit layer. Consequently, the conductive bumps can be directly connected with other external electronic devices, so that a stack structure can be formed, and the fabrication process is effectively simplified.

Description

technical field [0001] The present invention relates to a package and its manufacturing method, in particular to a chip size package and its manufacturing method. Background technique [0002] With the evolution of semiconductor technology, different packaging product types have been developed for semiconductor products. In order to pursue thinner, thinner and smaller semiconductor packages, a chip scale package (CSP) has been developed, which is characterized in that Chip-scale packages are only equal to or slightly larger than the chip size. [0003] U.S. Patent Nos. 5,892,179, 6,103,552, 6,287,893, 6,350,668, and 6,433,427 disclose a traditional CSP structure, which is to directly form a build-up layer on a chip without using chip carriers such as substrates or lead frames, and uses redistribution layers. , RDL) technology to reconfigure the electrode pads on the chip to the desired position. [0004] However, the disadvantage of the above-mentioned CSP structure is tha...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L23/00H01L23/31H01L21/50H01L21/56H01L21/60
CPCH01L2924/18162H01L2224/04105H01L2224/12105H01L2924/15311
Inventor 张江城黄建屏柯俊吉
Owner SILICONWARE PRECISION IND CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products