Unlock instant, AI-driven research and patent intelligence for your innovation.

Fault injection simulation board capable of simulating multiple faults

A fault injection and simulation board technology, applied in simulators, instruments, computer control, etc., can solve problems such as insufficient functions and difficulty in meeting equipment reliability requirements

Inactive Publication Date: 2013-07-03
BEIHANG UNIV
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] Most of the current fault input devices are not perfect in function, and often can only simulate one or two circuit faults, which is difficult to meet people's requirements for device reliability.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fault injection simulation board capable of simulating multiple faults
  • Fault injection simulation board capable of simulating multiple faults
  • Fault injection simulation board capable of simulating multiple faults

Examples

Experimental program
Comparison scheme
Effect test

specific Embodiment approach 1

[0079] combine Image 6 Specifically explain the fault mode of solid high circuit. The so-called fixed high is a fixed high level. Take the fixed high on the input signal line I1 as an example. To realize the fixed high on the I1 line, the relays that need to act are RELAY3, RELAY2 (select internal resistors) or RELAY3, RELAY1 (select external resistors). If internal resistors are selected, RELAY3 , After the action of RELAY2, the internal bus I1 is connected to UUT_POWER through HIGH_RES1, where UUT_POWER is the high level output by the measured object. The solid high fault simulation process of O1 and O2 is the same.

specific Embodiment approach 2

[0080] combine Figure 7 The implementation of the solid-low circuit failure mode is described in detail. Take the input signal line I1 line solid low as an example to illustrate. The relays that need to act to realize the solid low on the I1 line are RELAY7, RELAY6 (select internal resistors) or RELAY7, RELAY5 (select external resistors). If an external resistor is selected, after RELAY7 and RELAY6 act, the input signal line I1 is connected to the ground wire through LOW_RES1, where the ground wire is the low level output by the measured object.

[0081] The solid low fault simulation process of O1 and O2 is the same.

specific Embodiment approach 3

[0082] combine Figure 8 The simulation process of the output error failure is specifically described. Taking the output error of the input signal line I1 as an example, the relay that needs to act when the analog output error is RELAY9. After RELAY9 moves, pin 13 and pin 9 of RELAY9 are connected. At this time, the external signal is connected to I1, and the original input signal is replaced by the external signal, thus realizing the fault simulation of output error. I2, O1, O2 output error fault simulation process is the same.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a fault injection simulation board capable of simulating multiple faults. The appearance structure of the fault injection simulation board consists of 48 relay units, a fixed level port, an external resistor port, an external signal port and a main input / output interface; the 48 relays are arranged to form six columns and eight rows according to sequential numbers; the fixed level port, the external resistor port, the external signal port and the main input / output interface are positioned below the simulation board from left to right; the internal structures of the 48 relay units form five modules, namely a fixed high level module, a fixed low level module, an output mistake module, a line-connected-in-series-with-resistor, resistor-connected-between-two-line and resistor-connected-between-line-and-ground module and a resistor network module; the input ports of the previous four modules are connected to four branches of the same input signal line I1 / I2; the resistor network module is connected to the line-connected-in-series-with-resistor, resistor-connected-between-two-line and resistor-connected-between-line-and-ground module; and the respective modules are connected with control signal lines of a fault injection control board. The fault injection simulation board has an application prospect in the technical field of fault simulation test.

Description

(1) Technical field [0001] The invention relates to a fault injection simulation board capable of simulating various faults, and belongs to the testing technical field of fault injection simulation technology. (2) Technical background [0002] Fault injection is a reliability verification technique that deliberately introduces faults into a system through controlled experiments and observes the behavior of the system in the presence of faults. At present, the fault injection technology is generally divided into: hardware-based fault injection, software-based fault injection and simulation-based fault injection. [0003] Hardware-based fault injection is done at the physical level, and the effect of fault injection can be achieved by changing environmental parameters to interfere with hardware or by changing the input of integrated circuit chip pins. This method is adopted in the present invention, and the on-off of the relay is controlled through the conversion of high and ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G05B19/042
Inventor 石君友吕凯悦
Owner BEIHANG UNIV