Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Design and method of domain layout of 14-bit integrated circuit DAC (Digital to Analog Converter) current source array

A current source array and integrated circuit technology, applied in the direction of digital-to-analog converters, etc., can solve the problems that cannot meet the requirements of high conversion accuracy and high speed, do not consider the spatial distribution, and the conversion accuracy requirements are not very high, etc., to achieve good heat resistance Gradient effect, spurious-free signal-to-noise ratio, effect of spurious-free dynamic range

Active Publication Date: 2014-11-12
CHENGDU CORPRO TECH CO LTD
View PDF4 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] like image 3 The layout of the traditional current source array layout is shown, which is a 5+5 segmented structure. Most designers arrange the high bit line in a trapezoidal layout on both sides of the LSB line, and the layout sequence takes into account the symmetry error caused by the opening of the current source. And the gradient error can reduce the tube mismatch to a certain extent, but this structure focuses on the symmetry of the planar structure, and does not consider the spatial distribution, and the conversion accuracy of this structure is not very high
When the conversion precision is above 12 bits, this structure can no longer meet the requirements of high conversion precision and high speed

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Design and method of domain layout of 14-bit integrated circuit DAC (Digital to Analog Converter) current source array
  • Design and method of domain layout of 14-bit integrated circuit DAC (Digital to Analog Converter) current source array
  • Design and method of domain layout of 14-bit integrated circuit DAC (Digital to Analog Converter) current source array

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0048] Below in conjunction with embodiment the present invention is described in further detail:

[0049] The 14-bit integrated circuit DAC current source array includes a main array formed by a plurality of current sources neatly arranged. The main array is divided into four main quadrants according to the upper and lower midlines and the left and right midlines. The four main quadrants are respectively the upper left main quadrant, Lower Left Main Quadrant, Upper Right Main Quadrant, and Lower Right Main Quadrant (eg Figure 4 shown).

[0050] Each main quadrant is further divided into four sub-quadrants according to the upper and lower midlines and the left and right midlines, such as Figure 5 As shown, the auxiliary quadrant located in the upper left of the upper left main quadrant is divided into the left half and the right half. The left half includes areas 1 to 8, and areas 1 to 8 are distributed from left to right and from top to bottom. 1. Area 5, Area 6, Area 2, ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses design and a method of domain layout of a 14-bit integrated circuit DAC (Digital to Analog Converter) current source array. In the design of the domain layout of the 14-bit integrated circuit DAC (Digital To Analog Converter) current source array, a main array formed by orderly arranging a plurality of current source is comprised; the main array is divided into four main quadrants by a vertical centerline and a horizontal centerline; the current source arrays of the four main quadrants are arranged in a star-like symmetrical manner based on a center; each main quadrant is divided into four auxiliary quadrants by a vertical centerline and a horizontal centerline, and four auxiliary quadrants are arranged in a star-like symmetrical manner based on a center. Specifically, a two-layer tree-like structure is adopted, bidimentional two-step symmetrical layout is achieved, layers are relatively independent, and quadrants are relatively independent; when number input codes are increased from full 0 to full 1 and the current sources are sequentially opened, the structure can well eliminate gradient error, symmetry error and immediate technology error and has good heat-resistant gradient effect. The design has the characteristics of good monotonicity, offset error, differential and integral linearity, spurious-free dynamic range and signal to noise ratio.

Description

technical field [0001] The invention relates to a D / A converter, in particular to a 14-bit integrated circuit DAC current source array and a layout method thereof. Background technique [0002] DAC is Digital-to-Analog Converter (Digital-to-Analog Converter). The research and application of this module mainly focus on the research of current source structure. It directly affects the performance index of the module, which is mainly based on the 0.13um process gradient limit factor provided by Foundry. It is composed of 3.3 (V) PMOSFET, which has high conversion accuracy, fast frequency switching, consistent wiring, good linearity, and matching degree High advantages, so it is widely used in electronic systems such as radar, communication, and electronic countermeasures that require high sensitivity. [0003] The current source matching error is mainly manifested in the layout design: [0004] (1) Random matching error. The random error is determined by the matching characte...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03M1/66
Inventor 张其军
Owner CHENGDU CORPRO TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products