Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

15 results about "Resistor ladder" patented technology

A resistor ladder is an electrical circuit made from repeating units of resistors. Two configurations are discussed below, a string resistor ladder and an R–2R ladder. An R–2R ladder is a simple and inexpensive way to perform digital-to-analog conversion, using repetitive arrangements of precise resistor networks in a ladder-like configuration. A string resistor ladder implements the non-repetitive reference network.

Resistor ladder-based multi-reference voltage generator with headroom increasing circuitry

A multi-reference voltage generator, comprising: a current source; a set of resistors coupled in series with the current source between an upper voltage rail and a lower voltage rail; a first set of switching devices coupled between a first output and a set of taps at respective terminals of the set of resistors, wherein the set of taps includes a first tap and a second tap; a second set of switching devices coupled between a second output and the set of taps, respectively; a switching device coupled between the first tap and the second tap; and a control circuit including an output coupled to a control input of the switching device.
Owner:QUALCOMM INC

Electrical isolation circuitry

Example circuitry is usable in testing a device under test (DUT). The circuitry includes test inputs; a resistor ladder including resistors electrically connected in series, with the resistor ladder being electrically connected to each of the test inputs; and first operational amplifiers, with each first operational amplifier including a first input and a first output, with each first input being electrically connected to the resistor ladder, and with each first output to electrically connect to the DUT. The circuitry includes floating circuitry which includes a second operational amplifier. The second operational amplifier includes a second input electrically connected to the resistor ladder and a reference input; a first power input to receive a first voltage; and a second power input to receive a second voltage. The floating circuitry is configured to apply the first voltage and the second voltage to power inputs of each of the first operational amplifiers.
Owner:TERADYNE INC

System and method for identifying location of thermal event detected by temperature sensing tape

Systems and methods are provided for identifying a location of a thermal event detected by a temperature sensing tape. In some embodiments, the temperature sensing tape may include a resistance ladder with parallel resistors between a plurality of temperature sensing elements for creating a voltage divider, and unique analog output voltages may correspond to different ones of the plurality of temperature sensing elements that are activated. In some embodiments, pulses injected into and reflected by the temperature sensing tape may be used to detect a distance to a location where a trigger event is detected.
Owner:LITTELFUSE INC

Analog-to-digital converter (ADC) with background calibration

Analog-to-digital converters (ADCs) with background calibration processes are disclosed. In one aspect, an ADC with a plurality of comparators that each compare an input voltage to voltages that are generated at taps across a plurality of references (e.g., a reference resistor ladder). The comparators are initially calibrated with foreground calibration routines and continuously recalibrated to compensate for aging, voltage, and temperature variations without interrupting operation of the ADC by randomly taking one comparator of the plurality of comparators off-line to run calibration processes without replacing that comparator. The value for the off-line comparator may be reliably inferred from values from neighboring comparators or, in some cases, guessed randomly. While possible errors may be introduced, such errors may be driven to a mean square quantization noise level through exemplary aspects of the present disclosure.
Owner:QORVO US INC

Configurable input / output (i / o) interface

An apparatus includes a driver stage comprising a pull-up driver circuit coupled to a pull-down driver circuit. The apparatus includes a driver-supporting circuit coupled to the pull-up driver circuit and the pull-down driver circuit. The apparatus includes a resistor ladder coupled to the driver-supporting circuit. The apparatus includes an electrostatic discharge (ESD) protection circuitry coupled to the resistor ladder and an input / output (I / O) pad.
Owner:KUMAR SANTOSH +3

Microcontroller including a digital potentiometer

An apparatus comprises a microcontroller including a digital potentiometer provided in a microcontroller packaging. The digital potentiometer includes a resistor ladder including a plurality of resistors arranged in series and a plurality of selectively controllable potentiometer switches, a first resistor terminal connected to the resistor ladder, and a wiper terminal connected to the resistor ladder. The microcontroller includes a processor to transmit a wiper select signal to the digital potentiometer to selectively control the potentiometer switches to selectively connect at least a subset of the resistors between the first resistor terminal and wiper terminal, to thereby control the resistance between the first resistor terminal and wiper terminal. The microcontroller includes a first pin connected to the first resistor terminal and a second pin connected to the wiper terminal, the first and second pins being exposed through the microcontroller packaging to allow connection of the digital potentiometer to an external device.
Owner:MICROCHIP TECHNOLOGY INC

Active RC-type filter and method of implementing an active RC-type filter

In accordance with a first aspect of the present disclosure, an active RC-type filter is provided, comprising: an input, an output and a signal path between said input and output; at least one capacitor bank and at least one resistor bank, wherein said capacitor bank and resistor bank are integrated into the signal path; wherein the resistor bank comprises a plurality of resistor ladders; wherein each one of said resistor ladders comprises a plurality of resistors connected in series; wherein each one of said resistors has an input node configured to be coupled selectively to the signal path through one of a plurality of controllable switches; and wherein said resistor ladders have output nodes directly coupled to each other and to the signal path. In accordance with a second aspect of the present disclosure, a corresponding method of implementing an active RC-type filter is conceived.
Owner:NXP BV

Systems and methods for identifying a location of a thermal event detected by a temperature sensing tape

Systems and methods for identifying a location of a thermal event detected by a temperature sensing tape are provided. In some embodiments, the temperature sensing tape can include a resistive ladder with parallel resistors between a plurality of temperature sensing elements to create voltage dividers, and unique analog output voltages can correspond to different ones of the plurality of temperature sensing elements being activated. In some embodiments, pulses injected into and reflected by the temperature sensing tape can be used detect a distance to a location where a triggering event is detected.
Owner:LITTELFUSE INC

AC coupling modules for bias ladders

A positive-logic FET switch stack that does not require a negative bias voltage, exhibits high isolation and low insertion / mismatch loss, and may withstand high RF voltages. Embodiments include a FET stack comprising series-coupled positive-logic FETs (i.e., FETs not requiring a negative voltage supply to turn OFF), series-coupled on at least one end by an “end-cap” FET of a type that turns OFF when its VGS is zero volts. The one or more end-cap FETs provide a selectable capacitive DC blocking function or a resistive signal path. Embodiments include a stack of FETs of only the zero VGS type, or a mix of positive-logic and zero VGS type FETs with end-cap FETs of the zero VGS type. Some embodiments withstand high RF voltages by including combinations of series or parallel coupled resistor ladders for the FET gate resistors, drain-source resistors, body charge control resistors, and one or more AC coupling modules.
Owner:PSEMI CORP

Electrical isolation circuit

An example circuit may be used to test a device under test (OUT). The circuit includes a test input; a resistor ladder comprising resistors electrically connected in series, where the resistor ladder is electrically connected to each of the test inputs; and first operational amplifiers, where each first operational amplifier comprises a first input and a first output, where each first input is electrically connected to the resistor ladder, and where each first output is electrically connected to the OUT. The circuit includes a floating circuit including a second operational amplifier. A second operational amplifier including a second input electrically connected to the resistor ladder and the reference input; the first power input end is used for receiving a first voltage; and a second power input for receiving a second voltage. The floating circuit is configured to apply a first voltage and a second voltage to a power input of each of the first operational amplifiers.
Owner:TERADYNE INC

Mixer second-order input-intercept point temperature compensation

The present disclosure relates to compensating for temperature variation of a mixer. Embodiments herein may include the mixer, a calibration circuit coupled to the mixer, a replica mixer circuit coupled to the calibration circuit, and a temperature compensation circuit coupled to the calibration circuit. The replica mixer circuit may generate or be used to generate a reference voltage that varies with a common mode voltage and / or a threshold voltage of a replica mixer. The reference voltage may be applied to a resistor ladder of the calibration circuit to adjust a bias voltage and compensate for temperature variations. Further, the temperature compensation circuit may generate a temperature coefficient that may be applied to a current going through the calibration circuit to facilitate compensating for temperature variation.
Owner:APPLE INC

Hybrid DAC-based driver structure

A hybrid digital-to-analog converter (DAC) driver is provided. The hybrid DAC driver includes an upper DAC stage configured to receive an upper set of bits of a digital signal, the upper DAC stage comprising an upper set of DAC units, with a first DAC unit in the upper set of DAC units having a different weight than a second DAC unit in the upper set of DAC units; a lower DAC stage configured to receive a lower set of bits of the digital signal, the lower DAC stage comprising a lower set of DAC units formed in an R-2R resistor ladder network; and an output stage for outputting an analog signal from the upper DAC stage and the lower DAC stage.
Owner:SAMSUNG ELECTRONICS CO LTD

Resistance ladder network-based electric stimulation auxiliary positioning wristband and adjusting method

The application discloses a resistance ladder network-based electric stimulation auxiliary positioning wristband and a regulating method. The wristband comprises a host computer, a functional wristband and an electrode module. The functional wristband is internally embedded with mutually insulated conductive conductors. The functional wristband internally embeds the conductive conductors, and is provided with through holes. Adjacent through holes are connected in series with resistors to form a resistance ladder network, so that each through hole is an internal resistance increment access node. The electrode module comprises electrode pieces and conductive columns, which are detachably fixed to the access nodes and electrically connected with the conductors through installation channels. The host computer detects internal resistance increments to identify electrode positions. The method is as follows: impedance decoupling identifies positions, deducts line resistance to obtain net impedance; impedance characteristics identify acupoints; when impedance falls into a nerve interval and presents a minimum value, it is determined that the acupoint is aligned; anatomical characteristics are inferred according to position numbers to call stimulation parameters; skin electric response is closed-loop regulated; charges are discharged before signals are collected in pulse intervals; and parameters are adjusted according to skin electric slopes. The application constructs an intelligent system, and improves electric stimulation accuracy and user experience.
Owner:ZHEJIANG YUEFAN INTELLIGENT TECH CO LTD

Digital IPSG, 2-level DAC and flash ADC

An apparatus, system, and method for digital-to-analog (converter) control are provided. A DAC includes a first resistor ladder including a plurality of first electrical taps into different portions of the first resistor ladder, first and second pass gate trees coupled to receive outputs from the first electrical taps, first and second buffers coupled to receive outputs from the first and second pass gate trees, respectively, a second resistor ladder coupled to receive and be biased by outputs of the first and second buffers, the second resistor ladder including a plurality of second electrical taps into different portions of the second resistor ladder, and third, fourth, and fifth pass gate trees coupled to receive outputs from the second electrical taps.
Owner:INTEL CORP

Unified high voltage receiver

An input receiver driver is provided that can accommodate a range of different IO standard signal voltage levels. In some examples, the driver includes an input stack circuit and a resistor ladder. The input stack circuit may include a P-type circuit and an N-type circuit coupled together at an input node and an output node. The resistor ladder may be coupled to the input stack circuit to make it capable of operating in at least three different modes that include a push-pull mode, a P-type source follower mode, and an N-type source follower mode based on an input voltage level at the input node.
Owner:ALTERA CORP