Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Field programmable gate array (FPGA) evaluating method

An evaluation method, the technology of the developer, applied in the direction of measuring electricity, measuring devices, measuring electrical variables, etc., can solve the problems of evaluation technology and products, and no third party

Inactive Publication Date: 2013-01-02
KANGYUXING TECH BEIJING
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] At present, there are related products for FPGA code design and verification in the market, but there is no technology and product for third-party FPGA evaluation.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Field programmable gate array (FPGA) evaluating method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] The principles and features of the present invention are described below in conjunction with the accompanying drawings, and the examples given are only used to explain the present invention, and are not intended to limit the scope of the present invention.

[0029] The following embodiment is a platform integrating various simulation and testing tools, and the whole process is completed according to the set workflow.

[0030] platform architecture

[0031] Such as figure 1 As shown, it includes simulation verification environment, DUT (Device Under Test, test device) and test case (Test Bench), wherein the simulation verification environment includes design environment, triple-mode redundancy tool, operating system and simulation verification tool.

[0032] Work process of the present invention comprises:

[0033] 1. Third-party verification requirements: According to the task book provided by the developer, analyze the FPGA code verification requirements. Output: Th...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a field programmable gate array (FPGA) evaluating method which includes: performing requirement verification on FPGA codes according to an assignment book supplied by a developer; performing checking on codes of FPGA configuration items; performing code rule checking on the FPGA configuration items; performing simulation and verification on the FPGA configuration items; performing time sequence analyzing on an FPGA; and submitting the problems emerging in the processes to an FPGA developer to enable the developer to perform code improvement on the FPGA. Before the FPGA evaluating method is provided, only a designer and a verifier exist in development of the FPGA, and no independent evaluating third party exists. Along with increasingly wide application of the FPGA in the high-grade field and particularly application in the field of aerospace science and technology and precision guided munition, reliability and availability of the FPGA are improved to a very important position by users, and a method for comprehensively evaluating the function of the FPGA is in urgent need. The FPGA evaluating method provides a just and fair FPGA evaluating platform for users from a third party angle and is innovate in the field of FPGA development.

Description

technical field [0001] The invention relates to evaluation of field programmable logic chips, in particular to evaluation of codes of field programmable logic chips. Background technique [0002] Chips are mainly divided into two categories: Application Specific Integrated Circuits (ASIC for short) and Field-Programmable Gate Arra (FPGA for short). ASIC is a chip that has been designed and manufactured and cannot be changed; while FPGA is a chip that can change the design circuit. Compared with ASIC chip design, FPGA has its obvious characteristics, and its product advantages are mainly reflected in the following aspects: [0003] No design and processing fees - costs associated with ASIC design and processing; [0004] No need for special production - use off-the-shelf products in the market to shorten the design cycle [0005] Change flexibility - field reprogrammability. [0006] And ASIC chip design has its corresponding product advantages in terms of cost advantage ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G01R31/317G01R31/3177G01R31/3181
Inventor 杜和青
Owner KANGYUXING TECH BEIJING
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products