Unlock instant, AI-driven research and patent intelligence for your innovation.
Hybrid address mapping method for multi-core multi-threading processor
What is Al technical title?
Al technical title is built by PatSnap Al team. It summarizes the technical point description of the patent document.
A multi-threaded processor and address mapping technology, which is applied in the direction of memory address/allocation/relocation, etc., can solve the problem of high probability of the same row, and achieve the effect of wide application range and low probability of body conflict
Active Publication Date: 2013-01-16
NAT UNIV OF DEFENSE TECH
View PDF4 Cites 10 Cited by
Summary
Abstract
Description
Claims
Application Information
AI Technical Summary
This helps you quickly interpret patents by identifying the three key elements:
Problems solved by technology
Method used
Benefits of technology
Problems solved by technology
If XOR-based page cross-mapping is used, although the XOR operation It can be discrete, but since the row address is fixed at the highest bit, it is the same as the page cross-mapping method, and the probability of the same row of addresses of all base address streams in this mapping method is very high
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more
Image
Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
Click on the blue label to locate the original text in one second.
Reading with bidirectional positioning of images and text.
Smart Image
Examples
Experimental program
Comparison scheme
Effect test
Embodiment 1
[0044] The implementation steps of the hybrid address mapping method for multi-core multi-thread processors in this embodiment are as follows:
[0045] 1) Map the access address from high bit to low bit as follows figure 1 shown
[0046] high , bank, rank, channel, col low , byte>
[0047] Among them, row represents the row address, col high Represents the high bit of the column address, bank represents the body address, rank represents the row address, channel represents the channel address, col low Represents the low bit of the column address, byte represents the byte index address, and the low bit of the column address is used to store the Cache line burst access address (Cacheline burst address) and burst access internal word address (burst internal word address);
[0048] 2) performing a bit operation according to the row address in the mapped memory access address to obtain a new memory access address, and accessing the SDRAM according to the new memory access addres...
Embodiment 2
[0056] The implementation steps of the hybrid address mapping method for multi-core multi-thread processors in this embodiment are basically the same as in Embodiment 1, the main difference being step 2), and the detailed steps of step 2) include:
[0057] B1) Partial addresses are respectively intercepted from the row address as the first part of the row address and the second part of the row address;
[0058] B2) performing XOR operation on the first part of row address and body address to obtain a new body address, and performing XOR operation on the second part of row address and row address to obtain a new row address;
[0059] B3) Replace the bank address in the originally mapped memory access address with the new bank address and the new bank address, and access the SDRAM according to the replaced memory access address.
[0060] In this embodiment, the first part of the row address is located at the high side of the row address; the second part of the row address is loc...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More
PUM
Login to View More
Abstract
The invention discloses a hybridaddress mapping method for a multi-core multi-threading processor, which is as follows: 1) sequentially mapping fetching addresses into row, colhigh, bank, rank, channel, collow and byte from high order to low order with the low order of a column address used for storing a Cache row burst access address and a burst access inside word address; and 2) carrying out bit operation to obtain a new fetching address according to the row address mapped in the fetching address and accessing SDRAM according to the new fetching address. The hybridaddress mapping method can discrete the row arrangement in the fetching, simultaneously map the neighboring logical pages in the address space to multiple entities, so as to access different row and entity physical pages in a streamlined way; and the hybridaddress mapping method has the advantages of low collision probability and wide application range.
Description
technical field [0001] The invention relates to an address mapping method for a multi-core microprocessor storage system, in particular to an address mapping method for a storage system with a large number of threads and concurrent access by multiple base address streams in a multi-core processor. Background technique [0002] At present, the mainstream off-chip memory uses DDR2 and DDR3 memory (hereafter collectively referred to as DDR), which are all based on SDRAM (Synchronous Dynamic Random Access Memory). DDR external memory is composed of DDR SDRAM of Dual In-line Memory Module (DIMM for short). Each DDR memory stick DDR SDRAM is a row (rank), body (bank), row (row) and column (column, referred to as col) index four-dimensional storage structure. The storage controller generally transmits memory access instructions to SDRAM in the order of first-in-first-out. This method of scheduling according to program order is simple to implement, but due to memory bank competitio...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More
Application Information
Patent Timeline
Application Date:The date an application was filed.
Publication Date:The date a patent or application was officially published.
First Publication Date:The earliest publication date of a patent with the same application number.
Issue Date:Publication date of the patent grant document.
PCT Entry Date:The Entry date of PCT National Phase.
Estimated Expiry Date:The statutory expiry date of a patent right according to the Patent Law, and it is the longest term of protection that the patent right can achieve without the termination of the patent right due to other reasons(Term extension factor has been taken into account ).
Invalid Date:Actual expiry date is based on effective date or publication date of legal transaction data of invalid patent.
Login to View More 
Login to View More