Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Circuit structure for preventing power attacks on grouping algorithm

A symmetric algorithm and attacker's technology, applied in the field of attack defense technology, can solve problems such as area and power consumption increase, computing performance and area impact, and achieve the effect of small performance loss, improved efficiency, and flexible application

Inactive Publication Date: 2013-03-13
BEIJING CEC HUADA ELECTRONIC DESIGN CO LTD
View PDF1 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

These methods have a relatively large impact on computing performance and area, especially for smart cards, the resulting increase in area and power consumption is unacceptable

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Circuit structure for preventing power attacks on grouping algorithm
  • Circuit structure for preventing power attacks on grouping algorithm

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0016] The specific implementation of the present invention will be described below by taking DES as an example. The present invention divides standard DES operation per circle into four steps, which are respectively L / R register flipping (operation one), XOR key (operation two), S-box look-up table (operation three) and L / R register exclusive Or (operation 4) (but not limited to four steps and not limited to the specific operation of each divided step), registers are inserted between each step to temporarily store the processing results of each stage of the pipeline. The hardware required for the circle operation is multiplexed, so the circuit is a four-stage pipeline structure (depending on the number of steps divided by each circle).

[0017] The power consumption of the cryptographic algorithm circuit usually includes the following parts:

[0018] P total =P op +P data +P el.noise +P const

[0019] where P total Indicates the total power consumption of the circuit,...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides technology which can effectively resist to attacks on modules, chips, smart card bodies and the like adopting a grouping encryption and decryption algorithm through power analysis (simple power analysis (SPA) and difference power analysis (DPA)) or electromagnetic radiation analysis (DEMA) to obtain encryption and decryption operation secret keys and a circuit implementation structure of the technology. In application of a high-safety smart card, including but not limited to application areas such as electronic identification cards, debit cards and social security cards, the circuit structure can effectively protect the grouping encryption modules, the chips, the smart card bodies and the like and prevent the encryption and decryption operation secret keys from decoding and obtaining by the power analysis or the electromagnetic radiation analysis. The circuit structure can improve efficiency of encryption operation in continuous encryption operation, improves safety protection strength on the grouping encryption modules, the chips, the smart card bodies and the like, guarantees execution efficiency of the encryption operation, and has good innovation, practical applicability and effectiveness.

Description

technical field [0001] The invention relates to information security technology, which is an anti-attack technology applicable to security chips. Background technique [0002] In the field of information security, with the increasing popularity of smart card applications and computer networks, the application of cryptographic algorithms and dedicated cryptographic circuits has become increasingly widespread. And due to the development of integrated circuits and the continuous development of application technology, devices such as smart cards increasingly carry personal and commercial confidential information. With the continuous improvement of measurement and analysis technology, the attack on the cryptographic algorithm is no longer limited to the cryptographic algorithm itself, and the attack on its carrier is becoming more and more mature and constantly developing. The security issues of smart card cryptographic algorithms have gradually drawn people's attention. Among ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04L9/06
Inventor 刘戬陈波涛袁永峰
Owner BEIJING CEC HUADA ELECTRONIC DESIGN CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products