Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Orthogonal base-based cdma network-on-chip architecture and its implementation

An on-chip network and implementation method technology, which is applied in the fields of instruments, electrical digital data processing, computers, etc., to ensure correct reception, simple structure, and save chip area.

Inactive Publication Date: 2016-01-20
UNIV OF ELECTRONICS SCI & TECH OF CHINA
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The purpose of the present invention is to provide a CDMA network-on-chip architecture based on orthonormal bases and its implementation method, which mainly solves the problem that the existing network-on-chip architecture in the prior art cannot reduce waste of resources and reduce waste of resources while ensuring transmission quality and transmission efficiency. The problem of power consumption

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Orthogonal base-based cdma network-on-chip architecture and its implementation
  • Orthogonal base-based cdma network-on-chip architecture and its implementation
  • Orthogonal base-based cdma network-on-chip architecture and its implementation

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0039] In order to solve the problems of low code word utilization and waste of resources in the traditional Walsh code encoding method, such as Figure 1~4 As shown, the present invention designs a CDMA network-on-chip architecture based on the standard orthogonal basis, which effectively increases the adaptability and flexibility in practical applications by using the standard orthogonal basis encoding method, and can save chip area and power consumption, which is beneficial to realize the cost control of the code division multiplexing network on chip.

[0040] Such as figure 1 , figure 2 As shown, the present invention includes a plurality of processing units, a network node interface arranged on the processing unit, a data buffer module bidirectionally connected to the network node interface, a data transceiving module bidirectionally connected to the data buffer module, a bidirectionally connected data transceiving module, An integrated network forwarding module and ar...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a CDMA network-on-chip architecture based on a standard orthogonal basis and its implementation method, which mainly solves the problem that the network-on-chip architecture in the prior art cannot reduce resource waste and power consumption while ensuring transmission quality and transmission efficiency. consumption problem. The CDMA on-chip network architecture based on orthonormal basis includes an integrated network forwarding module and an arbitration module, and more than two processing units connected to the network forwarding module and the arbitration module through network nodes respectively. Through the above solution, the present invention achieves the goals of high transmission quality and transmission efficiency, and less resource waste and power consumption, and has high practical value and popularization value.

Description

technical field [0001] The invention relates to a CDMA on-chip network architecture based on orthonormal basis and its realization method. Background technique [0002] As the number of processors integrated on a single chip increases, multiprocessor systems have increasingly used Network-on-Chip (NoC) architectures to solve the problems of large inter-processor communication and high communication delay. [0003] The existing network-on-chip architecture mainly includes the traditional network-on-chip architecture based on the cache method. This network-on-chip architecture can solve the problem of data communication between nodes and can improve a certain data transmission delay, but it is not suitable for the connection between two nodes. However, the stability of the data transmission delay cannot be guaranteed, that is, the transmission delay between nodes is a variable and is affected by the network congestion situation. Therefore, the network-on-chip based on the cac...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F15/173
Inventor 钟阳王坚陈北辰李玉柏李桓
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com