Heterogeneous multi-core infrared image processing system and method

An infrared image processing, heterogeneous multi-core technology, applied in the direction of electrical digital data processing, digital data processing components, instruments, etc., can solve the problems of difficult miniaturization of the system, complex hardware design, no bus interface, etc., to increase real-time Processing power, strong versatility, and the effect of eliminating bandwidth bottlenecks

CN103412619AInactive Publication Date: 2013-11-27SHANGHAI INST OF TECHNICAL PHYSICS - CHINESE ACAD OF SCI
3 Cites 37 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Publication Date
2013-11-27
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
Patent Text Reader

Abstract

The invention discloses a heterogeneous multi-core infrared image processing system and method. The method mainly includes: 1, utilizing programmable logic of a Zynq to realize a driving schedule of a detector to complete collection and caching of an infrared image; 2, utilizing a CPU0 (central processing unit 0) of the Zynq to operate a Linux operating system to write a Qt-based display and control interface; 3, utilizing a CPU1 of the Zynq to respond to a serial port command in real time, and setting a system parameter and a video driving chip online; 4, utilizing the programmable logic to realize algorithmic hardware acceleration and a driving schedule of a video chip. The heterogeneous multi-core infrared image processing system and method has the advantages that a structure of ARM+FPGA in an all programmable platform Zynq chip is utilized to develop the heterogeneous multi-core infrared image processing system, design difficulty of hardware is remarkably reduced, a system bandwidth chokepoint brought by interconnection of conventional framework chip levels is removed, simplicity and flexibility in design and integration of a user IP (internet protocol) are realized, and high universality is realized.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to infrared image transmission, processing and display technology, specifically a heterogeneous infrared image processing system and method. It mainly uses the fully programmable platform Zynq, with its on-chip dual-core ARM processor as the core, coupled with programmable logic, to construct a heterogeneous multi-core infrared image processing system, which is used for infrared image processing in infrared imaging detection systems. Real-time processing and display. Background technique

[0002] The infrared imaging detection system obtains the infrared image of the target through the infrared detector, then preprocesses the infrared image and detects the target, and finally outputs the target image to the display screen for display observation. The infrared image processing system with good real-time performance and strong processing ability is the key technology of infrared imaging detection system.

[0003] The typical archi...

Examples

Embodiment Construction

[0020] The specific embodiments of the present invention will be further described below according to the accompanying drawings.

[0021] figure 1 It is a block diagram of the system architecture of the heterogeneous multi-core infrared image processing system. The hardware platform adopted in the present invention mainly includes a piece of fully programmable chip Zynq, a piece of DDR3 SDRAM, a piece of SD card, a piece of video driver chip and a display.

[0022] The fully programmable chip Zynq selected is Xilinx Zynq-7000 series, the model is XC7Z020-CLG484, and its internal structure is divided into two parts: processor system (Process System, PS) and programmable logic (Programmable Logic, PL). The core of the processor is an ARM Cortex A9 dual-core processor, each processor has an independent multimedia processing engine, a floating-point number operation unit, a memory management unit, and a 32KB first-level instruction and data cache, and shares a 512KB second-level ...