NoC (network on chip) resource network interface of ARM processing unit and drive method of NoC resource network interface

A technology of ARM processor and network interface, which is applied in the field of NoC resource network interface of ARM processor and its driving field, can solve the problems that have not been seen in the report of NoC resource network interface, and achieve enhanced expansion ability and network communication ability, and realize data The effect of strong communication and task ability

Inactive Publication Date: 2013-11-27
GUILIN UNIV OF ELECTRONIC TECH
View PDF5 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] However, there are no reports of NoC resource network interfaces dedicated to connecting ARM processors.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • NoC (network on chip) resource network interface of ARM processing unit and drive method of NoC resource network interface
  • NoC (network on chip) resource network interface of ARM processing unit and drive method of NoC resource network interface
  • NoC (network on chip) resource network interface of ARM processing unit and drive method of NoC resource network interface

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] The network-on-chip NoC in the NoC resource network interface embodiment of the ARM processor is based on the FPGA chip, and its FPGA-based network-on-chip communication architecture model diagram is as follows figure 1As shown, several routing nodes R in the system are connected to each other, and the system structure is a regular 3×3 2-dimensional grid (2D-Mesh) topology structure. Routing nodes R in the NoC use wormhole data switches based on virtual channel technology Control, implemented by a deadlock-free deterministic XY-dimensional routing algorithm. In the figure, S represents a resource node of a general IP core, and RNI represents a general resource network interface (Resource Network Interface). The resource node S is connected to the routing node R of the NoC through the resource network interface RNI. ARM represents an ARM processor serving as a resource node, and ARM-RNI represents a NoC resource network interface of the ARM processor in this embodiment. ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a NoC (network on chip) resource network interface of ARM processing unit and a drive method of the NoC resource network interface. The NoC resource network interface of the ARM processing unit (ARM-RNI) is characterized in that an AHB bus interface processing module and transmitting and receiving modules built in an FPGA are connected directly with an AHB bus of the ARM processing unit through a data bus; ARM is provided with a Linux system and a device driver of the FPGA; the ARM-RNI is connected with a route node. The drive method includes: after initializing, mapping a physical address of an input/output buffer of the transmitting and receiving modules to an ARM kernel; transmitting data sent by the ARM to a local route node through the ARM-RNI transmitting module; transmitting the data forwarded by the network-on-chip to the ARM through the ARM-RNI receiving module. The NoC resource network interface and the drive method thereof have the advantages that stable high-speed data communication between the ARM and the FPGA is achieved, fewer FPGA resources are used, the NoC can be expanded in application by the powerful ARM, and the NoC is higher in expansion capacity and network communication capacity.

Description

technical field [0001] The invention relates to the technical field of network-on-chip IP inter-core communication, in particular to a NoC resource network interface of an ARM processor and a driving method thereof. Background technique [0002] With the development of semiconductor process technology, more and more IP cores can be integrated on a single chip. Due to the exclusiveness of the devices on the bus to the bus during communication and the requirement of a single bus for synchronous clocks, the system-on-chip (System-on-chip) -a-Chip) design method can not meet the design requirements. The proposal of Networks on Chip (NoC, Networks on Chip) has completely solved the problems caused by the bus structure from the perspective of architecture. NoC borrows from the communication idea of ​​packet switching in computer networks, transplants computer network technology to chip design, and realizes a large number of IP cores. interconnection. NoC adopts global asynchrono...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F15/173
Inventor 许川佩孙义军陶意万春霆
Owner GUILIN UNIV OF ELECTRONIC TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products