United simulation tool suitable for multi-type CPU

Abstract

The invention discloses a united simulation tool suitable for a multi-type CPU. The united simulation tool comprises a ELF file interpreter for extracting debugging information and data areas in ELF files, an instruction set disassemble for converting the debugging information and instructions in the inside into kernel assembly instruction codes of corresponding kernel instruction sets, a waveform file interpreter for reading and analyzing VCD files, interpreting multi-channel digital signal waveform information in the VCD files to generate waveform output modes and loading the waveform output modes into an internal memory, a waveform oscilloscope for processing interpreted multi-channel digital signal waveform information stored in the internal memory, a debugger user interface for displaying the kernel assembly instruction codes and multi-channel digital signal waveforms through respective windows and achieving automatic mutual correspondence between the multi-channel digital signal waveforms and the kernel assembly instruction codes. The united simulation tool can effectively improve the verification work efficiency.

Description

technical field [0001] The invention relates to a co-simulation tool suitable for multi-type CPUs (central processing units). Background technique [0002] With the continuous development of integrated circuit technology and the continuous deepening of integrated circuit (IC) application fields, the complexity and performance complexity of IC design have been substantially improved compared with before, which puts forward the verification scheme for chip design companies and chip application manufacturers. higher requirements. [0003] For the design of a circuit with a core, the traditional method is to simulate the hardware code on a large server or workstation, and the simulation result is reflected on the graphical interface in the form of a waveform. In this process, the software or hardware engineer compiles the software code and provides it to the verification engineer as an input file for hardware simulation. This verification method locates hidden defects (hereina...

AI Technical Summary

Problems solved by technology

Usually for a BUG, ​​the above process will be repeated many times, and the work of corresponding the waveform to the assembly code in the above process is done manually, which adds a lot of unnecessary workload to the engineers

At the same time, since the work at the level of software-hardware interaction covers knowledge of both software and hardware, this puts a lot of burden on engineers from different backgrounds and virtually increases the complexity of the work

Images