A trench charge compensation Schottky semiconductor device and its preparation method
A charge compensation and semiconductor technology, which is applied in semiconductor/solid-state device manufacturing, semiconductor devices, circuits, etc., can solve the problems of low forward turn-on voltage, fast turn-on and turn-off speed, and large reverse leakage current
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0013] figure 1 It is a sectional view of a trench charge compensation Schottky semiconductor device of the present invention, combined below figure 1 The semiconductor device of the present invention will be described in detail.
[0014] A trench charge compensation Schottky semiconductor device, comprising: a substrate layer 1, which is an N conductivity type semiconductor silicon material, and the doping concentration of phosphorus atoms is 1E19 / cm 3 ; The drift layer 3, located on the substrate layer 1, is a semiconductor silicon material of N conductivity type, and the doping concentration of phosphorus atoms is 1E15 / cm 3 ; silicon dioxide 2, located on the surface of the inner wall of the trench, the width of the trench is 2um, the depth of the trench is 10um, and the distance between the trenches is 2um; the polycrystalline first conductivity type semiconductor material 4 is located in the upper part of the trench, and the thickness is 2um, It is a polycrystalline sem...
Embodiment 2
[0023] figure 2 It is a cross-sectional view of the second trench charge compensation Schottky semiconductor device of the present invention, combined below figure 2 The semiconductor device of the present invention will be described in detail.
[0024] A trench charge compensation Schottky semiconductor device, comprising: a substrate layer 1, which is an N conductivity type semiconductor silicon material, and the doping concentration of phosphorus atoms is 1E19 / cm 3 ; The drift layer 3, located on the substrate layer 1, is a semiconductor silicon material of N conductivity type, and the doping concentration of phosphorus atoms is 1E15 / cm 3 ; silicon dioxide 2, located on the surface of the inner wall of the groove, the width of the groove is 2um, the depth of the groove is 10um, and the distance between the grooves is 2um; the polycrystalline second conductivity type semiconductor material 5 is located on the inner wall of the groove, and is of P conductivity type Polycr...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 

