Slot gate and slot source SOILDMOS device
A trench gate and device technology, applied in the field of trench gate trench source SOI LDMOS devices, can solve problems such as low breakdown voltage, and achieve the effects of improving device withstand voltage, reducing device on-resistance, and short conduction paths
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment
[0020] A trench-gate trench source SOI LDMOS device, such as figure 1 As shown, including substrate layer 1, buried oxide layer 2, active semiconductor layer 3, n + The drain region 6, the groove gate 7, the gate oxide layer 8, the dielectric buried layer 9, the groove source 10, the source electrode 11, the gate electrode 12, the p well 13 and the drain electrode 14 form an SOI LDMOS device, and the p well 13 is provided with n + source region 4 and p + The p-well ohmic contact region 5, the groove gate 7 and the groove source 10 are isolated by a dielectric buried layer 9; n + The upper part of the source region 4 is in contact with the gate oxide layer 8, the dielectric buried layer 9 and the groove source 10, p + The upper part of the p-well ohmic contact region 5 is in contact with the tank source 10 ; the bottom of the p-well 13 is in contact with the buried oxide layer 2 .
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 