Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

AES parallel implementation method based on OpenCL

An implementation method and round key technology, which is applied in the field of rapid implementation of AES, can solve the problems of not having a high degree of parallel structure, delay, and parallel capability inferior to GPU, etc., to achieve easy implementation, improved cracking efficiency, and high cost performance Effect

Active Publication Date: 2014-08-06
SOUTH CHINA NORMAL UNIVERSITY
View PDF2 Cites 18 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Although the performance of a single core of a CPU is higher than that of a GPU, it does not have a highly parallel structure, and its parallel capability is not as good as that of a GPU. Moreover, due to structural limitations, it is more difficult to expand the parallel scale than FPGA; although the parallel scale expansion of FPGA is easier than both CPU and GPU However, once the hardware is upgraded, a large number of codes need to be changed, which is not conducive to development and maintenance; GPU is also limited by the structure, parallel scale expansion is more difficult than FPGA, and the computing power of a single core is not as good as that of CPU. Data exchange will cause a lot of delay, and this kind of I / O consumption has become the main bottleneck of GPU parallel performance; OpenCL is specially designed for heterogeneous platforms, and can comprehensively utilize CPU, GPU and other types of processors to provide Parallel computing, and thus growing in favor

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • AES parallel implementation method based on OpenCL
  • AES parallel implementation method based on OpenCL
  • AES parallel implementation method based on OpenCL

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0044] This embodiment provides an implementation method of AES parallel encryption based on OpenCL. According to the steps of this embodiment, a slight modification can also be used to implement parallelized decryption or parallelized encryption and decryption.

[0045] Such as image 3 Shown, the AES parallelization realization method based on OpenCL of the present invention comprises the following steps:

[0046] S1. Determine the number of plain / ciphertext and round key groups, and prepare the data of plain / ciphertext and round key;

[0047] S2. Determine the execution mode of AES to prepare for writing the kernel function;

[0048] S3, write the kernel function;

[0049] S4, write the main file of the OpenCL program to prepare for the execution of the OpenCL program;

[0050] S5, setting program operation parameters, allocating memory space, and running the program;

[0051] S6. Obtain an encryption and decryption result, and release resources.

[0052] The above st...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an AES parallel implementation method based on OpenCL. According to the scheme, when an AES performs parallel running on an AMD GPU based on OpenCL, optimum performance can be achieved. The method includes the following steps that first, the number of plaintext / ciphertext and the number of round key groups are determined, and plaintext / ciphertext and round key data are prepared; second, an executing mode of the AES is determined, and preparation is made for writing of a KiReadyThread; third, the KiReadyThread is written; fourth, a master OpenCL program file is written, and preparation is made for execution of an OpenCL program; fifth, program running parameters are set, memory space is allocated, and the program runs; sixth, the encryption and decryption result is acquired, and resources are released. According to the method, in parallel running process of the AES, data are reasonably allocated in a memory and parallel granularity is reasonably selected so that running performance can be improved, and the method can be used for fast encryption and decryption or password cracking machines.

Description

technical field [0001] The invention relates to the technical field of cryptographic algorithms, in particular to a fast implementation method of AES on an OpenCL-based AMD GPU. Background technique [0002] GPU was originally designed specifically for processing graphics and image data, so it has a highly parallel structure. Today, after more than ten years of development, the parallel computing capability of GPU has far surpassed that of CPU, and using GPU to accelerate various calculations in parallel has become a research hotspot today. In terms of information security, an important application of GPU is to realize fast encryption and decryption through parallelization. [0003] In fact, there are currently four parallel implementation mechanisms for encryption and decryption parallelization: CPU, GPU, FPGA, and OPENCL, each of which has its own advantages and disadvantages. Although the performance of a single core of a CPU is higher than that of a GPU, it does not ha...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04L9/06G06F9/38
Inventor 龚征袁宇恒何振忠温雅敏
Owner SOUTH CHINA NORMAL UNIVERSITY
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products