Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A gate-all-around field-effect transistor and its manufacturing method

A field-effect transistor and gate-around technology, which is applied in the field of gate-around field effect transistors and its preparation, can solve problems such as the complexity of GAA source and drain design, solve thermal stability problems, reduce series resistance and parasitic capacitance, and suppress short channels effect of effect

Active Publication Date: 2017-02-15
PEKING UNIV
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In addition, the introduction of nanowires makes the source and drain design of GAA more complex than planar devices and multi-gate devices

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A gate-all-around field-effect transistor and its manufacturing method
  • A gate-all-around field-effect transistor and its manufacturing method
  • A gate-all-around field-effect transistor and its manufacturing method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] The present invention provides a field effect transistor with a novel structure, specifically a gate-around field effect transistor combined with a vertical channel and a Schottky barrier source / drain structure (such as figure 1 shown), including a ring-shaped semiconductor channel 4 in a vertical direction, a ring-shaped gate electrode 6, a ring-shaped gate dielectric layer 5, a source region 2, a drain region 3, and a semiconductor substrate 1; wherein, the source The region 2 is located at the bottom of the vertical channel 4 and is in contact with the substrate 1. The drain region 3 is located at the top of the vertical channel 4. The gate dielectric layer 5 and the gate electrode 6 surround the vertical channel 4 in a ring shape; the source region 2 and the The drain regions 3 form Schottky contacts with the channels 4 respectively.

[0042] The source region and the drain region can be any metal with good conductivity or a compound formed of metal and substrate ma...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a surrounding-gate field effect transistor, which combines a vertical channel and a Schottky barrier source / drain structure. The surrounding-gate field effect transistor comprises a surrounding semiconductor channel (4) in the vertical direction, a surrounding gate electrode (6), a surrounding gate dielectric layer (5), a source region (2), a drain region (3) and a semiconductor substrate (1), wherein the source region (2) is located at the bottom part of the vertical channel (4) and is connected with the substrate (1); the drain region (3) is located at the top part of the vertical channel (4); the gate dielectric layer (5) and the gate electrode (6) surround the vertical channel (4); Schottky contact with the same barrier height is respectively formed between the source region (2) and the drain region (3) and the channel (4); and the source region and the drain region use the same metal material. The structure uses the Schottky barrier source / drain structure so as to reduce thermal budget, reduce serial resistance and parasitic capacitance and simplify technology requirements, and uses the vertical channel and the surrounding gate structure so as to break through limitation of integrated processing lithography limit and improve the degree of integration.

Description

technical field [0001] The invention belongs to the field of field effect transistor logic devices and circuits in CMOS ultra-large integrated circuits (ULSI), and in particular relates to a ring gate field effect transistor combined with a vertical channel and a Schottky barrier source / drain structure and a preparation method thereof. Background technique [0002] Driven by Moore's Law, the feature size of traditional MOSFETs has been shrinking, and now it has entered the nanometer scale. As a result, the negative effects of short-channel effects on devices have become more serious. The effects of leakage-induced barrier reduction and band-band tunneling increase the off-state leakage current of the device. In the research on new device structures, the source-drain doped Gate All Around transistor (GAA) structure is currently the most concerned one. GAA devices have better gate control characteristics, which can meet the sharpest characteristic requirements, so as to meet ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/78H01L29/423H01L21/336
CPCH01L29/1037H01L29/4236H01L29/66666H01L29/7827H01L29/7839
Inventor 孙雷徐浩张一博韩静文王漪张盛东
Owner PEKING UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products