AES encryption/decryption circuit based on data redundancy error detection mechanism

Abstract

The invention discloses an AES encryption / decryption circuit based on a data redundancy error detection mechanism, and is used for resisting fault injection attacks or used for improving circuit reliability in an extreme application environment. The circuit comprises two parts of an AES encryption / decryption unit and a comparator, wherein the AES encryption / decryption unit is used for AES encryption / decryption operation; the AES encryption / decryption unit adopts the data redundancy processing technology in the data processing process, and utilizes two adjacent round transformation units to perform an identical operation on each group of data twice; the comparator in the detecting unit compares the results of the two operations; the AES encryption / decryption unit works normally if the operation results are the same, and the AES encryption / decryption unit generates an error if the operation results are different. Compared with a conventional structural redundancy error detection mechanism, the data redundancy error detection mechanism can greatly reduce circuit area.

Description

technical field [0001] The invention belongs to the technical field of cryptographic circuit realization, in particular to an AES encryption / decryption circuit based on a data redundancy error detection mechanism. Background technique [0002] AES (Advanced Encryption Standard, Advanced Encryption Standard) is a new generation of block symmetric cipher algorithm formulated by the National Institute of Standards and Technology in 2001 to replace the original DES (Data Encryption Standard, Data Encryption Standard). The data packet length of the AES encryption algorithm is 128 bits, and there are three kinds of key lengths: 128, 192 and 256 bits. AES stipulates that according to these three different key lengths, the encryption process requires 10, 12 and 14 rounds of round transformation operations, each round transformation operation includes byte replacement, row shift, column mixing and key addition. Four sub-operations, except the last round. In order to eliminate the s...

AI Technical Summary

Problems solved by technology

The fully expanded structure uses the N r +1 wheel conversion circuit unit, the circuit area is large, but the data does not need to be fed back, and the data processing speed is high

Images