Check patentability & draft patents in minutes with Patsnap Eureka AI!

A gate electrode of a non-volatile three-dimensional semiconductor memory and its preparation method

A non-volatile, gate electrode technology, applied in semiconductor devices, electrical solid state devices, circuits, etc., can solve problems such as memory cell crosstalk

Active Publication Date: 2017-05-10
HUAZHONG UNIV OF SCI & TECH
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] In view of the defects of the prior art, the purpose of the present invention is to provide a gate electrode of a non-volatile three-dimensional semiconductor memory and its preparation method, aiming at solving the problem of crosstalk in the memory cells in the prior art

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A gate electrode of a non-volatile three-dimensional semiconductor memory and its preparation method
  • A gate electrode of a non-volatile three-dimensional semiconductor memory and its preparation method
  • A gate electrode of a non-volatile three-dimensional semiconductor memory and its preparation method

Examples

Experimental program
Comparison scheme
Effect test

preparation example Construction

[0078]The preparation method of this novel gate electrode is mainly divided into three types: (1) The first method is a step-by-step downward etching and filling method. This method is mainly to etch downward after each deposition of the insulating layer until the surface of the gate electrode deposited last time is exposed. Moreover, the number of holes etched and filled each time decreases, and the number of holes etched and filled for the first time corresponds to the number of word lines (or the number of gate layers) as N. That is, the first time is N, the second time is N-1, and so on until the last layer of gate electrode is etched and filled with a hole, and the stepped gate electrode structure can be completed. And in each filling process, it is necessary to first fill the sidewall with insulating material and then fill with conductive gate electrode material. This method is applicable to the embodiment in which the gate layer is made of metal material, and the etchi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a gate electrode of a non-volatile three-dimensional semiconductor memory and a preparation method thereof; the gate electrode includes n gate electrode units arranged in a ladder shape, and each gate electrode unit has a columnar structure and is surrounded by connected electrodes and It is composed of insulating sidewalls around the connected electrode; the upper surface of the connected electrode is used to connect the gate layer, and the lower surface is used to connect the word line. The invention is suitable for preparing the electrode structure connecting the gate layer after the front-end processes such as word lines are completed. This electrode structure connects different stacked layers and corresponding gate layers in a ladder shape, and non-corresponding gate layers in the stacked layers are isolated from the gate electrodes by an insulating layer.

Description

technical field [0001] The invention belongs to the technical field of microelectronic devices, and more specifically relates to a gate electrode of a nonvolatile three-dimensional semiconductor memory and a preparation method thereof. Background technique [0002] In order to meet the development of high-efficiency and low-cost microelectronics industry, semiconductor memories need to have higher integration density. High density is critical to reducing the cost of semiconductor products. For traditional two-dimensional and planar semiconductor memories, their integration density mainly depends on the unit area occupied by a single storage device, and the integration degree is very dependent on the quality of the mask process. However, even if expensive process equipment is continuously used to improve the mask process precision, the increase in integration density is still very limited. Especially with the development of Moore's Law, below the 22nm process node, planar s...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/11556H01L29/423H01L21/28H10B41/27H10B69/00
Inventor 缪向水杨哲童浩
Owner HUAZHONG UNIV OF SCI & TECH
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com